Rev. 1.00, 05/04, page 375 of 544
R/W
Bit Bit
Name
Initial
Value Slave Host Description
5 IRQBSY
0
R
—
SERIRQ
Busy
Indicates that the host interface's SERIRQ signal is
engaged in transfer processing.
0: SERIRQ transfer frame wait state
[Clearing conditions]
•
LPC hardware reset or LPC software reset
•
LPC hardware shutdown or LPC software shutdown
•
End of SERIRQ transfer frame
1: SERIRQ transfer processing in progress
[Setting condition]
•
Start of SERIRQ transfer frame
4
LRSTB
0
—
—
LPC Software Reset Bit
Resets the host interface. For the scope of initialization
by an LPC reset, see section 15.4.4, Host Interface
Shutdown Function (LPCPD).
0: Normal state
[Clearing conditions]
•
Writing 0
•
LPC hardware reset
1: LPC software reset state
[Setting condition]
•
Writing 1 after reading LRSTB = 0
Summary of Contents for H8S/2111B
Page 2: ...Rev 1 00 05 04 page ii of xxxiv...
Page 8: ...Rev 1 00 05 04 page viii of xxxiv...
Page 22: ...Rev 1 00 05 04 page xxii of xxxiv...
Page 30: ...Rev 1 00 05 04 page xxx of xxxiv...
Page 84: ...Rev 1 00 05 04 page 50 of 544...
Page 100: ...Rev 1 00 05 04 page 66 of 544...
Page 126: ...Rev 1 00 05 04 page 92 of 544...
Page 180: ...Rev 1 00 05 04 page 146 of 544...
Page 216: ...Rev 1 00 05 04 page 182 of 544...
Page 254: ...Rev 1 00 05 04 page 220 of 544...
Page 268: ...Rev 1 00 05 04 page 234 of 544...
Page 382: ...Rev 1 00 05 04 page 348 of 544...
Page 462: ...Rev 1 00 05 04 page 428 of 544...
Page 464: ...Rev 1 00 05 04 page 430 of 544...
Page 488: ...Rev 1 00 05 04 page 454 of 544...
Page 496: ...Rev 1 00 05 04 page 462 of 544...
Page 574: ...Rev 1 00 05 04 page 540 of 544...
Page 581: ......
Page 582: ...H8S 2111B Hardware Manual...