![background image](http://html1.mh-extra.com/html/national-instruments/slsc-12101/slsc-12101_user-manual_3745442010.webp)
CPLD Programming
The SLSC-12101 has a header that directly connects to Altera's USB Blaster to quickly
program the CPLD with a custom design. You can use the
SLSC12101Top.vhd
file provided
in the SLSC Module Development Kit as a starting point for development.
Front Panel LEDs
The SLSC-12101 has Power and Ready LEDs as recommended in section 3.6 of the
Switch
Load and Signal Conditioning Design Specifications
. The LEDs can be lit red, yellow, and
green—continuously or blinking—so you can implement the information in Table 3-1 of that
specification. The default module controller behavior implements the Power Solid Green and
the Ready Solid Green as recommended in Table 3-1.
The
Leds.vhd
component provided with the SLSC Module Development Kit implements an
easy interface to control the LEDs through the NI.ReadyLedColor, NI.ReadyLedMode,
NI.PowerLedColor, and NI.PowerLedMode properties described in the capabilities file
included as part of the kit.
Rotary Switch
The 16-position, 4-bit rotary switch on the front panel is accessible from the CPLD. The value
can be accessed through the SLSC API using the NI.RotarySwitch property.
SI5356A Clock Generator
The module has pads for you to add an SI5356A clock generator should you need more clocks
in your design. This clock generator can provide up tp four different frequencies on eight pins.
Each output clock has two pins. In the SLSC-12101, one pin is routed to a global clock pin of
the CPLD, and another pin is routed to the prototyping area. For more information on the
routing of these clocks to the prototyping area, refer to the pinout sections and the
SLSC-12101 Schematic.
Design Development, Characterization, and
Debugging
The SLSC-12101 was designed to provide an easy way to prototype SLSC modules in
development. Use the resources provided by the SLSC chassis, the module controller, and the
connectors to help you implement your design, to characterize some aspects such as power
consumption and dissipation, as well as for increased visibility for diagnostics.
Prototyping Area
Most of the board consists of the prototyping areas, which are filled with hole arrays of
2.54 mm (0.100 in.) pitch. These are all plated holes to ease soldering. There are five main
grid areas for prototyping: Bank 1, Bank 2, Bank 3, Bank 4, and RTI. Each bank gives access
to signals of the corresponding bank on the CPLD as well as to the corresponding bank
VCCO. Banks 1 and 2 also provide access to the front panel connectors.
10
|
ni.com
|
SLSC-12101 User Guide