
Bank 1 Prototyping Area
Figure 12. Bank 1 Prototyping Area
Table 13. CPLD Connectivity to Bank 1 Prototyping Area
Bank 1 Lattice
Lattice
Location
Schematic
Name
2
CPLD
Bank
CPLD
Pin
HDL Name
Physical Channel
Name
C14
Bank1_IO(19)
1
G3
cBank1ioA(0) Bank1_PortA_DIO0
E13
Bank1_IO(20)
1
G4
cBank1ioA(1) Bank1_PortA_DIO1
E14
Bank1_IO(22)
1
H1
cBank1ioA(2) Bank1_PortA_DIO2
AC13
Bank1_IO(23)
1
H2
cBank1ioA(3) Bank1_PortA_DIO3
AC14
Bank1_IO(24)
1
H3
cBank1ioA(4) Bank1_PortA_DIO4
AE14
Bank1_IO(25)
1
H4
cBank1ioA(5) Bank1_PortA_DIO5
AE13
Bank1_IO(27)
1
J1
cBank1ioA(6) Bank1_PortA_DIO6
2
In the silkscreen, these signals are marked CPLD(Pin Number) for space reasons.
SLSC-12101 User Guide
|
© National Instruments
|
25