+V3_3
+V3_3
+V2_5
INTEL(R) E7500 CHIPSET CUSTOMER REFERENCE SCHEMATICS
R
D
C
B
B
D
C
1
1
2
3
4
5
6
7
8
2
3
4
5
6
7
8
A
A
LAST REVISED:
1900 Prairie City Road
Folsom, California 095630
TITLE:
Platform Apps Engineering
SHEET
03/04/02
SO24-CUST
P
U
LS
E
H
5007
MDXC3
MDXC2
MDXC1
MDXC0
MDX3_N
MDX3
MDX2_N
MDX2
MDX1_N
MDX1
MDX0_N
MDX0
MDC3
MDC2
MDC1
MDC0
MDI3_N
MDI3
MDI2_N
MDI2
MDI1_N
MDI1
MDI0-N
MDI0
RJ
4
5
-J
A
CK
P1
P5
P7
P9
P1
1
P6
P8
P1
0
P4
P3
P2
P1
2
P1
4
P1
3
P1
6
P1
5
+V3_3
AT49LV040
4MBIT FLASH
A1
2
A1
5
A1
6
A1
8
VC
C
WE
_
N
A1
7
IO_7
CE_N
A10
OE_N
A11
A9
A8
A13
A14
IO
_
1
IO
_
2
GN
D
IO
_
3
IO
_
4
IO
_
5
IO
_
6
IO_0
A0
A1
A2
A3
A4
A5
A6
A7
+
LAN EEPROM, Magnetics and Connector
1
2
CR68
RJ45_P12
RJ45_P10
MDX3_N
MDX3
MDX2_N
MDX2
MDX1_N
MDX1
MDX0_N
MDX0
R662
1K
0.
1U
F
C
1311
C
1310
0.
1U
F
0.
1U
F
C
1307
C
1308
0.
1U
F
R
671
49.
9
1%
49.
9
R
670
1%
R
669
49.
9
1%
49.
9
R
668
1%
R
667
49.
9
1%
49.
9
R
672
1%
R
666
49.
9
1%
49.
9
R
665
1%
LAN_AGND
70,71
LAN_AGND
70,71
12
C
1589
10U
F
4
3
2
1
32
31
30
21
22
23
24
25
26
27
28
29
14
15
16
17
18
19
20
13
12
11
10
9
8
7
6
5
U102
AMY
C1626
1500PF
0.
01U
F
C
1309
C
1623
0.
01U
F
LINK_UP_N
69
LINK_ACT_N
69
LINK1000_N
69
LINK100_N
69
300
R
661
300
R
663
15
16
13
14
12
2
34
10
8
6
11
9
7
5
1
J3
9
FL_CS_N
69
F
L_A
D
1
8
69,
71
24
21
18
15
23
22
20
19
17
16
14
13
1
4
7
10
2
3
5
6
8
9
11
12
U65
C
1306
0.
01U
F
0.
01U
F
C
1305
C
1304
0.
01U
F
1
2
3
45
6
7
8
R
P
279
75
MDI2
69
F
L_A
D
1
6
69,
71
F
L_W
E
_
N
69
FL_AD0
69,71
F
L
_
D
AT
A2
69,
71
FL_AD14
69,71
FL_AD13
69,71
FL_AD8
69,71
FL_AD9
69,71
FL_AD11
69,71
FL_OE_N
69
FL_AD10
69,71
FL_DATA7
69,71
F
L_A
D
1
5
69,
71
F
L_A
D
1
2
69,
71
FL_AD1
69,71
FL_AD7
69,71
FL_AD6
69,71
FL_AD5
69,71
FL_AD4
69,71
FL_AD3
69,71
FL_AD2
69,71
F
L
_
D
AT
A1
69,
71
F
L
_
D
AT
A3
69,
71
F
L
_
D
AT
A4
69,
71
F
L
_
D
AT
A5
69,
71
F
L
_
D
AT
A6
69,
71
FL_DATA0
69,71
F
L_A
D
1
7
69,
71
FL_AD17
69,71
FL_AD16
69,71
FL_AD1
69,71
FL_AD[0:18]
69
FL_AD0
69,71
FL_AD2
69,71
FL_AD3
69,71
FL_AD4
69,71
FL_AD5
69,71
FL_AD6
69,71
FL_AD7
69,71
FL_AD8
69,71
FL_AD9
69,71
FL_AD10
69,71
FL_AD11
69,71
FL_AD12
69,71
FL_AD13
69,71
FL_AD14
69,71
FL_AD15
69,71
FL_AD18
69,71
FL_DATA2
69,71
FL_DATA3
69,71
FL_DATA4
69,71
FL_DATA5
69,71
FL_DATA6
69,71
FL_DATA7
69,71
FL_DATA0
69,71
FL_DATA[0:7]
69
FL_DATA1
69,71
MDI0
69
MDI0_N
69
MDI1
69
MDI1_N
69
MDI2_N
69
MDI3
69
MDI3_N
69
0.
01U
F
C
1624
C
1625
0.
01U
F
71
Summary of Contents for Xeon
Page 24: ...Introduction 24 Design Guide This page is intentionally left blank ...
Page 30: ...Component Quadrant Layout 30 Design Guide This page is intentionally left blank ...
Page 52: ...Platform Clock Routing Guidelines 52 Design Guide This page is intentionally left blank ...
Page 66: ...System Bus Routing Guidelines 66 Design Guide This page is intentionally left blank ...
Page 118: ...Intel 82870P2 P64H2 118 Design Guide This page is intentionally left blank ...
Page 146: ...I O Controller Hub 146 Design Guide This page is intentionally left blank ...
Page 148: ...Debug Port 148 Design Guide This page is intentionally left blank ...
Page 210: ...Schematic Checklist 210 Design Guide This page is intentionally left blank ...
Page 220: ...Layout Checklist 220 Design Guide This page is intentionally left blank ...
Page 222: ...Schematics 222 Design Guide This page is intentionally left blank ...