ADV8005 Hardware Reference Manual
UG-707
Figure 2:
Digital Video Interface
1.1.2.
Flexible Digital Core
The
has a flexible digital core, allowing multiple options for the routing of video data. This allows the user to place the OSD in front
of the video processing so the OSD will be overlaid on one or more outputs. Alternatively, video processing can be placed before the OSD
ensuring all outputs are processed to the highest quality. The digital core can also be configured so that the
can output one or all of
the inputs in various arrangements, for example, picture in picture with one input appearing as a window within another or two inputs routed
to two outputs.
Several common modes of operation are defined to assist the user to quickly integrate the
into a system. Refer to Section 2 for more
details.
1.1.3.
Video Signal Processor
The motion adaptive de-interlacer in the
offers excellent edge detection and ultra low angle performance. The per-pixel de-interlacing
algorithm used delivers excellent performance which can be seen with specialist test patterns, on facial features like eyebrows or on shirt collars.
This algorithm decides on whether an area of an image is moving or not and then applies the appropriate de-interlacing approach accordingly.
The de-interlacer can also determine when interlaced video originated as progressive and can reconstruct the original frames.
Figure 3:
Video Processing
The ADV80038005 features dual scalers referred to as Primary Video Signal Processor (PVSP) and the Secondary Video Signal Processor (SVSP).
The PVSP uses a contour-based interpolation scaler which can upscale from 480i to 4k x 2k. The PVSP can arbitrarily upscale between 480p
and 4k x 2k and down scale between 1080p and 480p. The advanced scaling algorithm used in the
eradicates many common problems
associated with scaling video such as ringing and jagged or blurred edges. Using a combination of the Horizontal Pre Scaler (HPS) and the SVSP,
Low Angle
Processing
Cadence
Detection
Dual Scaler and
OSD Blend
De-interlacer
Enhance
Detail
Enhance
Motion
Detection
CUE
Correction
Colour
Enhance
Noise
Reduction
Low Angle
Processing
Cadence
Detection
Dual Scaler
and FRC
De-interlacer
Enhance
Detail
Enhance
Motion
Detection
CUE
Correction
Colour
Enhance
Noise
Reduction
I
R
x
e
o
O
S
D
2
4
-
b
i
t
I
n
p
u
t
V
i
d
e
o
3
6
/
4
8
-
b
i
t
I
n
p
u
t
Serial Video RX
EXOSD
2
4
-
b
i
t
I
n
p
u
t
V
i
d
e
o
3
6
-
b
i
t
I
n
p
u
t
ADV8
0
0
5
6
0
-
b
i
t
TTL
I
n
p
u
t
I
N
P
U
T
F
M
T
e
e
d
O
E
I
N
P
U
T
F
M
T
D
I
T
H
E
R
+
C
S
C
I
N
P
U
T
F
M
T
D
I
T
H
E
R
+
C
S
C
H
i
g
h
S
p
e
e
d
H
i
g
h
S
p
e
e
d
D
I
T
H
E
R
+
C
S
C
+
A
C
E
148.5MHz to
300MHz
Conversion
Secondary
Input
Channel
Primary
Input
Channel
RX
Input
Channel
Rev. A | Page 17 of 317
