Timewave DSP-232, Руководство по эксплуатации

Страница: 108 / 271

Chapter 5 Packet Operation
USers n Default: 1
Mode: packet Host: UR
“n”
0 to 10 specifies the number of active simultaneous connections that can be established with your DSP.
USERS
affects the way that incoming connect requests are handled. It doesn’t affect the number of outgoing
connections you initiate. For example:
USERS 0 Allows incoming connections on any free channel
USERS 1
Rejects incoming connections if there are connections on 1 or more channels.
USERS 2
Rejects incoming connections if there are connections on 2 or more channels.
USERS 3 Rejects incoming connections if there are connections on 3 or more channels.
...and so on, through USERS 10 .
WHYnot ON | OFF Default: OFF
Mode: packet Host: WN
ON The DSP generates a reason why received packets weren’t displayed.
OFF
This function is disabled.
During packet operation, the DSP may receive many packets that aren’t displayed. Turning
WHYNOT
on will
cause the DSP to generate a message explaining the reason why the received packet wasn’t displayed. The messages
and their meanings are:
PASSALL:
The received packet frame had errors, and
PASSALL
was
OFF
, preventing
the packet from being displayed to the screen.
DCD Threshold:
The Threshold control was set too far counter-clockwise. The DCD LED
was off when the packet was received.
MONITOR:
The
MONITOR
value was set too low to receive this frame.
MCON:
MCON
was set too low to receive this type of frame.
MPROTO:
MPROTO was set to OFF , and the received packet was probably a
NET/ROM or TCP/IP frame.
MFROM/MTO:
The frame was blocked by the
MFROM
or
MTO
command.
MBX: The callsign of the sending station doesn’t match the callsign setting in the
MBX
command.
MBX Sequence:
The frame was received out of sequence, probably a retry.
Frame too long:
Incoming packet frame longer than 330 bytes. Probably a non-AX.25
frame.
Frame too short:
Incoming packet frame shorter than 15 bytes. (Only seen if PASSALL is
ON —probably noise.)
RX overrun:
Another HDLC byte was received before the DSP could read the previous
one out of the HDLC chip.
September, 05 5-47