9 Communication
9.2 Modbus
159
SICAM MMU 7KG9663, Device Manual
E50417-H1040-C514-A3, Edition 01.2016
Quality Information
The 2 following quality bits are stored for each counter in separate holding registers:
•
Overflow OV
: The internal counter pulse exceeds 31 bits. The Overflow bit is reset once the counter has
been reset.
•
Invalid IV
: The counter value is invalid due to a reset/device start. The bit is deleted 1 min after the device
start.
Energy per Counter Pulse
The energy per counter pulse is identical for all energy metered values calculated from the measured alternat-
ing-current quantities so that only one value is transmitted for all energy counters. The energy per counter pulse
is determined by the alternating-current network configuration.
At the rated value 60 000 counter pulses per hour are recorded for V
rated
and I
rated
. A counter overflow occurs
about four years after the counters were reset when V
rated
and I
rated
are measured continuously.
9.2.7
Data in the Modbus Registers (Data Mapping)
The indications, measured values etc. are stored in Holding registers. The following register groups exist. They
are described in the following sections:
•
Register 0001 to 0049:
Device identification (read only)
•
Register 0065 to 0068:
Date and time (read and write)
•
Register 0071 to 0089:
Version information (read only)
•
Register 0101 to 0102:
Device status (read only)
•
Register 0111 to 0112:
Indications concerning limit violations (read only)
•
Register 0113:
Group indication (read only)
•
Register 0131:
Status of the binary outputs (read only)
•
Register 0135:
Status of the binary inputs of I/O Unit – Subdevice (read only)
•
Register 0136:
Status of the binary outputs of I/O Unit – Subdevice (read only)
•
Register 0141:
Indications of the communication -1- (read and write)
•
Register 0142:
Indications of the communication -2- (read and write)
•
Register 0201 to 0280:
Measured values (read only)
•
Register 0801 to 0846:
Energy counters (read only)
OV
Holding register 08xx
IV
Counter 8
OV
IV
Counter 7
OV
IV
Counter 1
OV
IV
Counter 2
OV
IV
Counter 3
OV
IV
Counter 4
OV
IV
Counter 5
OV
IV
Counter 6
SICAM-MMU_7KG9663_US.book Page 159 Monday, December 7, 2015 12:22 PM