Section 19 Controller Area Network (RCAN-TL1)
Rev. 0.50 May 18, 2006 Page 964 of 1588
REJ09B0313-0050
Figure 19.15 shows allowed state transitions.
Please don't set MCR5 (Sleep Mode) without entering Halt Mode.
After MCR1 is set, please don't clear it before GSR4 is set and RCAN-TL1 enters Halt
Mode.
Power On/SW Reset
Reset
clear MCR0
and GSR3 = 0
clear MCR1
and MCR5
Transmission
Reception
set MCR1
*
3
Halt Request
except Transmitter/Receiver/BusOff, if MCR6 = 0
BusOff or except Transmitter/Receiver, if MCR6 = 1
Halt Mode
clear MCR5
*
1
clear MCR5
set MCR1
*
4
Sleep Mode
set MCR5
clear MCR1
*
2
Figure 19.15 Halt Mode/Sleep Mode
Notes: 1. MCR5 can be cleared by automatically by detecting a dominant bit on the CAN Bus if
MCR7 is set or by writing ‘0’.
2. MCR1 is cleared in SW. Clearing MCR1 and setting MCR5 have to be carried out by
the same instruction.
3. MCR1 must not be cleared in SW, before GSR4 is set. MCR1 can be set automatically
in HW when RCAN-TL1 moves to Bus Off and MCR14 and MCR6 are both set.
4. When MCR5 is cleared and MCR1 is set at the same time, RCAN-TL1 moves to Halt
Request. Right after that, it moves to Halt Mode with no reception/transmission.
The following table shows conditions to access registers.
Содержание Single-Chip Microcomputer SH7203
Страница 2: ...Rev 0 50 May 18 2006 Page ii of xxx ...
Страница 30: ...Rev 0 50 May 18 2006 Page xxx of xxx ...
Страница 52: ...Section 1 Overview Rev 0 50 May 18 2006 Page 22 of 1588 REJ09B0313 0050 ...
Страница 98: ...Section 2 CPU Rev 0 50 May 18 2006 Page 68 of 1588 REJ09B0313 0050 ...
Страница 128: ...Section 4 Clock Pulse Generator CPG Rev 0 50 May 18 2006 Page 98 of 1588 REJ09B0313 0050 ...
Страница 200: ...Section 6 Interrupt Controller INTC Rev 0 50 May 18 2006 Page 170 of 1588 REJ09B0313 0050 ...
Страница 242: ...Section 8 Cache Rev 0 50 May 18 2006 Page 212 of 1588 REJ09B0313 0050 ...
Страница 400: ...Section 9 Bus State Controller BSC Rev 0 50 May 18 2006 Page 370 of 1588 REJ09B0313 0050 ...
Страница 668: ...Section 11 Multi Function Timer Pulse Unit 2 MTU2 Rev 0 50 May 18 2006 Page 638 of 1588 REJ09B0313 0050 ...
Страница 696: ...Section 13 Watchdog Timer WDT Rev 0 50 May 18 2006 Page 666 of 1588 REJ09B0313 0050 ...
Страница 726: ...Section 14 Realtime Clock RTC Rev 0 50 May 18 2006 Page 696 of 1588 REJ09B0313 0050 ...
Страница 796: ...Section 15 Serial Communication Interface with FIFO SCIF Rev 0 50 May 18 2006 Page 766 of 1588 REJ09B0313 0050 ...
Страница 876: ...Section 17 I2 C Bus Interface 3 IIC3 Rev 0 50 May 18 2006 Page 846 of 1588 REJ09B0313 0050 ...
Страница 1020: ...Section 19 Controller Area Network RCAN TL1 Rev 0 50 May 18 2006 Page 990 of 1588 REJ09B0313 0050 ...
Страница 1054: ...Section 21 D A Converter DAC Rev 0 50 May 18 2006 Page 1024 of 1588 REJ09B0313 0050 ...
Страница 1226: ...Section 23 USB 2 0 Host Function Module USB Rev 0 50 May 18 2006 Page 1196 of 1588 REJ09B0313 0050 ...
Страница 1294: ...Section 24 LCD Controller LCDC Rev 0 50 May 18 2006 Page 1264 of 1588 REJ09B0313 0050 ...
Страница 1386: ...Section 26 I O Ports Rev 0 50 May 18 2006 Page 1356 of 1588 REJ09B0313 0050 ...
Страница 1512: ...Section 30 List of Registers Rev 0 50 May 18 2006 Page 1482 of 1588 REJ09B0313 0050 ...
Страница 1598: ...Section 31 Electrical Characteristics Rev 0 50 May 18 2006 Page 1568 of 1588 REJ09B0313 0050 ...
Страница 1606: ...Appendix Rev 0 50 May 18 2006 Page 1576 of 1588 REJ09B0313 0050 ...
Страница 1618: ...Rev 0 50 May 18 2006 Page 1588 of 1588 REJ09B0313 0050 ...
Страница 1621: ......
Страница 1622: ...SH7203 Group Hardware Manual ...