NXP Semiconductors
FXTH87E
FXTH87E, Family of Tire Pressure Monitor Sensors
FXTH87ERM
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2019. All rights reserved.
Reference manual
Rev. 5.0 — 4 February 2019
34 / 183
6.9.5 FLASH status register (FSTAT)
Bits 3, 1, and 0 always read 0 and writes have no meaning or effect. The remaining
five bits are status bits that can be read at any time. Writes to these bits have special
meanings that are discussed in the bit descriptions.
Table 24. FLASH status register (FSTAT) (address $1825)
Bit
7
6
5
4
3
2
1
0
R
FCCF
0
FBLANK
0
0
W
FCBEF
FPVIOL
FACCERR
Reset
1
1
0
0
0
0
0
0
= Reserved
Table 25. FSTAT register field descriptions
Field
Description
7
FCBEF
FLASH Command Buffer Empty Flag — The FCBEF bit is used to launch commands. It also indicates that
the command buffer is empty so that a new command sequence can be executed when performing burst
programming. The FCBEF bit is cleared by writing a 1 to it or when a burst program command is transferred
to the array for programming. Only burst program commands can be buffered.
0 Command buffer is full (not ready for additional commands)
1 A new burst program command can be written to the command buffer
6
FCCF
FLASH Command Complete Flag — FCCF is set automatically when the command buffer is empty and no
command is being processed. FCCF is cleared automatically when a new command is started (by writing 1
to FCBEF to register a command). Writing to FCCF has no meaning or effect.
0 Command in progress
1 All commands complete
5
FPVIOL
Protection Violation Flag — FPVIOL is set automatically when FCBEF is cleared to register a command that
attempts to erase or program a location in a protected block (the erroneous command is ignored). FPVIOL
is cleared by writing a 1 to FPVIOL.
0 No protection violation
1 An attempt was made to erase or program a protected location
4
FACCERR
Access Error Flag — FACCERR is set automatically when the proper command sequence is not obeyed
exactly (the erroneous command is ignored), if a program or erase operation is attempted before the FCDIV
register has been initialized, or if the MCU enters STOP while a command was in progress. For a more
detailed discussion of the exact actions that are considered access errors, see
Section 6.7.5 "Access
errors"
. FACCERR is cleared by writing a 1 to FACCERR. Writing a 0 to FACCERR has no meaning or
effect.
0 No access error
1 An access error has occurred
2
FBLANK
FLASH Verified as All Blank (erased) Flag — FBLANK is set automatically at the conclusion of a blank
check command if the entire FLASH array was verified to be erased. FBLANK is cleared by clearing FCBEF
to write a new valid command. Writing to FBLANK has no meaning or effect.
0 After a blank check command is completed and FCCF = 1, FBLANK = 0 indicates the FLASH array is not
completely erased
1 After a blank check command is completed and FCCF = 1, FBLANK = 1 indicates the FLASH array is
completely erased (all 0xFF)
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
