NXP Semiconductors
FXTH87E
FXTH87E, Family of Tire Pressure Monitor Sensors
FXTH87ERM
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2019. All rights reserved.
Reference manual
Rev. 5.0 — 4 February 2019
82 / 183
Effect
on CCR
Source Form
Operation
Description
V H I N Z C
Address
Mode
Opcode Operand
Bus
Cycles
[1]
TAP
Transfer
Accumulator to
CCR
CCR ← (A)
Þ Þ Þ Þ Þ Þ INH
84
1
TAX
Transfer
Accumulator to X
(Index Register
Low)
X ← (A)
– – – – – – INH
97
1
TPA
Transfer CCR to
Accumulator
A ← (CCR)
– – – – – – INH
85
1
TST
opr8a
TSTA
TSTX
TST
oprx8
,X
TST ,X
TST
oprx8
,SP
Test for Negative
or Zero
(M) – 0x00
(A) – 0x00
(X) – 0x00
(M) – 0x00
(M) – 0x00
(M) – 0x00
0 – – Þ Þ –
DIR
INH
INH
IX1
IX
SP1
3D
4D
5D
6D
7D
9E6D
dd
ff
ff
4
1
1
4
3
5
TSX
Transfer SP to
Index Reg.
H:X ← (SP) +
0x0001
– – – – – – INH
95
2
TXA
Transfer X (Index
Reg. Low) to
Accumulator
A ← (X)
– – – – – – INH
9F
1
TXS
Transfer Index
Reg. to SP
SP ← (H:X) –
0x0001
– – – – – – INH
94
2
WAIT
Enable Interrupts;
Wait for Interrupt I bit ← 0; Halt CPU – – 0 – – – INH
8F
2+
[1]
Bus clock frequency is one-half of the CPU clock frequency.
Table 76. Opcode map (Sheet 1 of 2)
Bit-Manipulation
Branch
Read-Modify-Write
Control
Register/Memory
00 5
BRSET0
3
DIR
10 5
BSET0
2
DIR
20 3
BRA
2
rel
30 5
NEG
2
DIR
40 1
NEGA
1
INH
50 1
NEGX
1
INH
60 5
NEG
2 IX1
70 4
NEG
1 IX
80 9
RTI
1
INH
90 3
BGE
2
rel
A0 2
SUB
2
IMM
B0 3
SUB
2
DIR
C0 4
SUB
3
EXT
D0 4
SUB
3 IX2
E0 3
SUB
2 IX1
F0 3
SUB
1 IX
01 5
BRCLR0
3
DIR
11 5
BCLR0
2
DIR
21 3
BRN
2
rel
31 5
CBEQ
3
DIR
41 4
CBEQA
3
IMM
51 4
CBEQX
3
IMM
61 5
CBEQ
3 IX1+
71 5
CBEQ
2 IX+
81 6
RTS
1
INH
91 3
BLT
2
rel
A1 2
CMP
2
IMM
B1 3
CMP
2
DIR
C1 4
CMP
3
EXT
D1 4
CMP
3 IX2
E1 3
CMP
2 IX1
F1 3
CMP
1 IX
02 5
BRSET1
3
DIR
12 5
BSET1
2
DIR
22 3
BHI
2
rel
32 5
LDHX
3
EXT
42 5
MUL
1
INH
52 6
DIV
1
INH
62 1
NSA
1
INH
72 1
DAA
1
INH
82 5+
BGND
1
INH
92 3
BGT
2
rel
A2 2
SBC
2
IMM
B2 3
SBC
2
DIR
C2 4
SBC
3
EXT
D2 4
SBC
3 IX2
E2 3
SBC
2 IX1
F2 3
SBC
1 IX
03 5
BRCLR1
3
DIR
13 5
BCLR1
2
DIR
23 3
BLS
2
rel
33 5
COM
2
DIR
43 1
COMA
1
INH
53 1
COMX
1
INH
63 5
COM
2 IX1
73 4
COM
1 IX
83 11
SWI
1
INH
93 3
BLE
2
rel
A3 2
CPX
2
IMM
B3 3
CPX
2
DIR
C3 4
CPX
3
EXT
D3 4
CPX
3 IX2
E3 3
CPX
2 IX1
F3 3
CPX
1 IX
04 5
BRSET2
3
DIR
14 5
BSET2
2
DIR
24 3
BCC
2
rel
34 5
LSR
2
DIR
44 1
LSRA
1
INH
54 1
LSRX
1
INH
64 5
LSR
2 IX1
74 4
LSR
1 IX
84 1
TAP
1
INH
94 2
TXS
1
INH
A4 2
AND
2
IMM
B4 3
AND
2
DIR
C4 4
AND
3
EXT
D4 4
AND
3 IX2
E4 3
AND
2 IX1
F4 3
AND
1 IX
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from