
Chapter 3
Hardware Overview
3-12
ni.com
Using Front Panel PFIs As Inputs
The front-panel PFIs can receive external signals from 0 to +5 V. They can
be terminated programmatically with 50
Ω
resistances to match the cable
impedance and minimize reflections.
Note
Terminating the signals with a 50
Ω
resistance is recommended when the source is
another NI 6653 or any other source with a 50
Ω
output.
The voltage thresholds for the front-panel PFI inputs are programmable.
The input signal is generated by comparing the input voltage on the PFI
connectors to the voltage output of software-programmable DACs.
The threshold for PFI <0..1> can be set to one value, and the threshold for
PFI <2..5> can be set to a second value. This capability is useful if you are
importing signals from multiple sources with different voltage swings. The
front panel PFI inputs can be routed to any PXI star triggers, PXI/RTSI
triggers, or other front panel PFI outputs.
Using Front Panel PFIs As Outputs
The front panel PFI outputs are +3.3 V drivers with 50
Ω
output
impedance. The outputs can drive 50
Ω
loads, such as a 50
Ω
coaxial cable
with a 50
Ω
receiver. This cable configuration is the recommended setup to
minimize reflections. With this configuration, the receiver sees a single
+1.6 V step, a +3.3 V step split across the 50
Ω
resistors at the source and
the destination.
You also can drive a 50
Ω
cable with a high-impedance load. The
destination sees a single step to +3.3 V, but the source sees a reflection. This
cable configuration is acceptable for low-frequency signals or short cables.
You can select the signal source from the front panel triggers (PFI <0..5>),
the PXI star triggers, the PXI/RTSI triggers, or the synchronization clock
(PXI_CLK10 or the DDS clock). The synchronization clock concept is
explained in more detail in the
section
.
You can independently select the output signal source for each PFI line
from one of the following sources:
•
Another PFI <0..5>
•
PXI/RTSI triggers <0..7> (PXI_TRIG<0..7>)
•
PXI_STAR<0..12>
•
Global software trigger
•
Front panel synchronization clock