![Agilent Technologies All Скачать руководство пользователя страница 151](http://html.mh-extra.com/html/agilent-technologies/all/all_catalog_2868003151.webp)
198
3
E2928A
E2929B
E2930B
E2940A
E2920 Series Protocol Analyzer and Exerciser for PCI and PCI-X
System and Protocol Test
PCI/PCI-X Series Exerciser & Analyzer
The Agilent E2920 PCI/PCI-X Series of Verification Tools is a family
of test tools designed to provide an early and extensive insight into
PCI/PCI-X-based designs, revealing and solving design problems
sooner throughout the entire development process, from initial
bring-up of devices and systems, through to system validation.
The tools supplied with the E2920 PCI/PCI-X Series not only
help you get your new designs to market faster, but also give you the
confidence of knowing your product will perform in any conceivable
situation.
For more information visit or web site:
www.agilent.com/find/pci_overview
Evaluate: Getting Your Design Off to a Good Start
In the early stages of your PCI/PCI-X based prototype evaluation, you
need to analyze the behavior of your system, device or firmware and
detect the cause of any errors or problems as early as possible during
the bring-up and debugging. The PCI/PCI-X Analyzer features a
PCI/PCI-X state logic analyzer, real-time protocol and timing
checkers, real-time performance measures and a PCI/PCI-X optimized
trigger, giving you a fast overview of your system status.
PCI/PCI-X bus traffic from the state waveform level up to data
transfer level can be captured and analyzed, allowing the observa-
tion of traffic at a level meaningful to the problem. The identification
and triggering of protocol violations is possible at any time.
For more information visit our web site:
www.agilent.com/find/pci_evaluate
Optimize: Overcoming the First Hurdles
Optimizing a PCI or PCI-X design means applying your expertise to
the analysis of traffic and of bus performance and then applying
what you find to help improve your devices. The PCI/PCI-X
Performance Optimizer is a powerful tool, which provides you with
an in-depth real-time and post processing performance analysis,
giving hints for performance optimization. The PCI/PCI-X
Exerciser plays an active role in the analysis of complex PCI/PCI-X
scenarios by letting you set up worst case traffic patterns quickly
and allowing errors to be easily reproduced for deeper investiga-
tion. Identifying bottlenecks and true performance potential helps
you optimize your design.
For more information visit our web site:
www.agilent.com/find/pci_optimize
Validate: Ensuring Reliability in the Long Run
Validating your PCI/PCI-X device means ensuring its reliability in
the long run. The E2920 PCI/PCI-X Series use the PCI/PCI-X bus as
the “standard” interface to validate a system. Variable levels of back-
ground traffic can be generated and typical peripheral traffic
patterns emulated to stress arbitration, memory controller, bridges
and system interrupts. The System Validation Package (Opt 310)
provides a set of tests for testing particular sub-systems. The
C-Application Programming Interface (C-API) available with the
Protocol Permutator and Randomizer (PPR)(Opt 320) enables full
range testing. Automatic protocol permutations within user-defined
constraints, enable optimum test coverage of PCI/PCI-X behavior of
a device or system, in the minimum amount of time.
For more information visit our web site:
www.agilent.com/find/pci_validate
System Description
The PCI/PCI-X Exerciser and Analyzer is delivered as a single,
short card, which requires plugging into the system that needs to be
tested. Plugging other PCI/PCI-X devices into the system-under-test
enables these devices to also be tested.
The E2920 PCI/PCI-X Exerciser and Analyzer can either be
externally controlled by a RS-232, a 4 MB fast host interface, USB
(E2929B), USB 2.0 (E2930B), or through the system-under-test via
PCI/PCI-X.
PCI Server during system validation with the Agilent E2928A
• Support for PCI, PCI-X 1.0/2.0 and CompactPCI
• Graphical User Interface
• Programming interface (CAPI and TCL)
• Analyzer with 2 M state trace memory
• Exerciser with split transactions and 1 MB data memory and
real-time data generator
• Automated real time Protocol Checker with up to 53 rules
• Automated test suite with compliance tests
• Performance Analysis real time
• Patented protocol permutator and randomizer
• Fully PCI-X compliant
• USB 2.0, external 4 MB fast host interface
• Controllable in-system through PCI-X
Compact PCI Exerciser/Analyzer Card
PCI-X Exerciser/Analyzer Card
Key Literature
E2930B Technical Specifications, p/n 5989-0387EN
E2920 Verification Tools, PCI/PCI-X Series, Color Brochure,
p/n 5968-9694E
E2928A, Technical Specifications, p/n 5968-3506E
E2922B, Technical Specifications, p/n 5968-9577E
E2929B, Technical Specifications, p/n 5968-8984E
E2940A, Technical Specifications, p/n 5968-1915E
System Validation Package, Technical Overview, p/n 5968-3500E
For customer reference stories/application notes and latest ordering
information, please visit our web site:
www.agilent.com/find/pci_overview
Software/Graphical User Interfaces
The PCI/PCI-X Analyzer Graphical User Interface
is a comprehensive
Windows graphical user interface for the PCI/PCI-X exerciser and
analyzer’s on-board logic analyzer. It allows the analysis of bus traffic
quickly and easily:
• Easy setup of trigger sequences and storage qualification for the
on-board PCI/PCI-X state logic analyzer
• Real-time PCI/PCI-X protocol checker
• State Waveform Lister displays waveform trace of all PCI/PCI-X
signals, sideband I/O and internal bus state signals
• Bus Cycle Lister disassembles bus traffic at state level, with
comprehensive error reporting including cross references to
PCI/PCI-X specification
• Bus Transaction Lister summarizes bus transfer at address and
data level
The PCI/PCI-X Exerciser Graphical User Interface
(comes with #300) is a
comprehensive Windows graphical user interface, which controls
the PCI/PCI-X exerciser and analyzer’s programmable PCI/PCI-X
master and target:
• Configuration Space Editor to set up the configuration space
• Master Transaction Editor to set up master transactions and
protocol behavior and requester/completer for PCI-X
• Target Attribute Editor to set up protocol behavior for the target
• Data Memory Editor to view/modify the on-board memory content
Содержание All
Страница 1: ......