VeEX MTX150 Series, User Manual

Page: 174 / 303

Ethernet © VeEX Inc. All Rights Reserved. 174
Test Module. This port is marked CLK on the connector panel.
Avoid using rigid BNC-to-SMA adapters to prevent any stress on the test set’s connector. Flex-
ible adapters or cables are recommended.
l
Recovered Clock Output : The reference clock used by the SyncE master or slave can be regen-
erated out of the PDH TX port (marked Tx on the connector panel) with a different clock format in
order to synchronize other network elements. In Slave mode the Reference Clock Output is the
regenerated clock recovered by the SyncE slave.
The clock can be formatted to: 2Mbps (E1 signal), 2MHz, 10MHz, 25MHz, 125MHz, 1PPS and
None.
l
If 2Mbps clock is selected from Recovered Clock Output, then the following parameters need to be
set:
l
Line Code: HDB3 or AMI
l
Framing: Unframed, PCM31, PCM31C, PCM30, or PCM30C
l
PRBS Pattern
l
Invert
l
Offset(ns) (only for 1 PPS Recovered Clock Output)
Press Apply once all the parameters are set.
Status