Toshiba Strata AirLink, Installation Manual

Page: 68 / 117

RWIU System Installation
RWIU Additional Information
58
Strata AirLink Installation Guide 5/00
The WWIS has four Base Station interface connectors (J1~J4).
Figure 28 Top and Side View of the RWIU
The CPU addresses come from three octal latches that are also address buffers while the data bus
addresses are buffered by a pair of bidirectional octal transceivers connected to the various
peripheral devices.
There are eight external interrupt signals:
♦
INT0 – connects to the data highway receive (RX) and transmit (TX) interrupt output or to the
RX interrupt output of internal serial channel one (optional).
♦
INT1 – connects to the TX interrupt output of internal serial channel one.
♦
INT2 – connects to interrupt output of the DMA channel N0 (DMA0).
♦
INT3 – connects to interrupt output of the DMA channel N1 (DMA1).
♦
INT4 – connects to N0~3 interrupt output.
♦
INT5 – connects to the RX interrupt output of internal serial channel one or to the data
highway RX and transmit TX interrupt output (optional).
♦
INT6 – connects to the general device interrupt output.
♦
INT7 – connects to the interrupt output of the optional external UART device.
The CPU has two flash (boot) memories, 128KB each, operating at 55 ns and mounted on 32-pin
sockets. The memory is expandable to two optional flash memories (512KB each, 55 ns). The total
size of program memory is 256KB or 1024KB using two memories.
The Random Access Memory (RAM) consists of two CMOS SRAM chips, 128KB (55 ns), used
as main data memories. It is expandable to 512KB (55 ns) using two additional chips. The total
size of the data memory of the CPU is 512KB.
3721
RWIU1A
12345678
ECE
ON
S1
12345
DIP
ON
S2 S3
J7
J9
JP1
J10
J12
J13
J15 J14
J17 J16
J13
LD2 LD1
J8
JTAG
12 ON
RWIU (top view)
RWIU (side view)