
6 F 2 T 0 1 7 2
SE3
0.001 – 0.250 A
0.001 A
0.100 A
SEF3 threshold setting
TSE3
0.00 – 300.00 s (*1)
0.01 s
0.00 s
SEF3 definite time setting.
SE4
0.001 – 0.250 A
0.001 A
0.250 A
SEF4 threshold setting
TSE4
0.00 – 300.00 s (*1)
0.01 s
0.00 s
SEF4 definite time setting.
[SE1EN]
Off / On
On
SEF1 Enable
[MSE1]
DT / IEC / IEEE / US / C
D
SEF1 characteristic
[MSE1C]
MSE1C-IEC
MSE1C-IEEE
MSE1C-US
NI / VI / EI / LTI
MI / VI / EI
CO2 / CO8
NI
MI
CO2
SEF1 inverse curve type.
Required if [MSE1] = IEC.
Required if [MSE1] = IEEE.
Required if [MSE1] = US.
[SE1R]
DEF / DEP
DEF
SEF1 reset characteristic. Required if
[MSE1] = IEEE or US.
[SE1S2]
Off / On
Off
SEF1 stage 2 timer enable
[SE2EN]
Off / On
Off
SEF2 Enable
[MSE2]
DT / IEC / IEEE / US / C
D
SEF2 characteristic
[MSE2C]
MSE2C-IEC
MSE2C-IEEE
MSE2C-US
NI / VI / EI / LTI
MI / VI / EI
CO2 / CO8
NI
MI
CO2
SEF2 inverse curve type.
Required if [MSE2] = IEC.
Required if [MSE2] = IEEE.
Required if [MSE2] = US.
[SE2R]
DEF / DEP
DEF
SEF2 reset characteristic. Required if
[MSE2] = IEEE or US.
[SE3EN]
Off / On
Off
SEF3 Enable
[SE4EN]
Off / On
Off
SEF4 Enable
(*1) Time setting of TSE1 – TSE4 should be set in consideration of the SEF drop-off time
80-100ms.
SEF
SEF is set smaller than the available earth fault current and larger than the erroneous zero-phase
current. The erroneous zero-phase current exists under normal conditions due to the unbalanced
feeder configuration. The zero-phase current is normally fed from a core balance CT on the feeder,
but if it is derived from three phase CTs, the erroneous current may be caused also by the CT error
in phase faults.
The erroneous steady state zero-phase current can be acquired on the metering screen of the relay
front panel.
High impedance REF protection
CT saturation under through fault conditions results in voltage appearing across the relay circuit.
The voltage setting of the relay circuit must be arranged such that it is greater than the maximum
voltage that can occur under through fault conditions. The worst case is considered whereby one
CT of the balancing group becomes completely saturated, while the others maintain linear
operation. The excitation impedance of the saturated CT is considered to approximate a
short-circuit.
27
Summary of Contents for GRE110
Page 183: ...6 F 2 T 0 1 7 2 Appendix B Signal List 184 ...
Page 191: ...6 F 2 T 0 1 7 2 Appendix C Event Record Items 192 ...
Page 196: ...6 F 2 T 0 1 7 2 Appendix D Binary Output Default Setting List 197 ...
Page 199: ...6 F 2 T 0 1 7 2 Appendix E Relay Menu Tree 200 ...
Page 210: ...6 F 2 T 0 1 7 2 Appendix F Case Outline 211 ...
Page 211: ...6 F 2 T 0 1 7 2 Case Outline for model 400 401 420 421 820 and 821 212 ...
Page 212: ...6 F 2 T 0 1 7 2 Case Outline for model 402 and 422 213 ...
Page 213: ...6 F 2 T 0 1 7 2 Appendix G Typical External Connection 214 ...
Page 245: ...6 F 2 T 0 1 7 2 Appendix J Return Repair Form 246 ...
Page 249: ...6 F 2 T 0 1 7 2 Customer Name Company Name Address Telephone No Facsimile No Signature 250 ...
Page 250: ...6 F 2 T 0 1 7 2 Appendix K Technical Data 251 ...
Page 256: ...6 F 2 T 0 1 7 2 Appendix L Symbols Used in Scheme Logic 257 ...
Page 259: ...6 F 2 T 0 1 7 2 Appendix M Modbus Interoperability 260 ...
Page 289: ...6 F 2 T 0 1 7 2 Appendix N IEC60870 5 103 Interoperability 290 ...
Page 296: ...6 F 2 T 0 1 7 2 Appendix O PLC Default setting 297 ...
Page 298: ...6 F 2 T 0 1 7 2 Appendix P Inverse Time Characteristics 299 ...
Page 304: ...6 F 2 T 0 1 7 2 Appendix Q IEC61850 Interoperability 305 ...