46
SLWS245B – MAY 2014 – REVISED FEBRUARY 2017
Product Folder Links:
Copyright © 2014–2017, Texas Instruments Incorporated
Table 9. Register 3
Register 3
Bit Name
Reset Value
Description
Bit0
ADDR<0>
1
Register Address Bits
Bit1
ADDR<1>
1
Bit2
ADDR<2>
0
Bit3
ADDR<3>
1
Bit4
ADDR<4>
0
Bit5
NFRAC<0>
0
Fractional PLL N-Divider
0 to 0.99999 in fractional mode
Bit6
NFRAC<1>
0
Bit7
NFRAC<2>
0
Bit8
NFRAC<3>
0
Bit9
NFRAC<4>
0
Bit10
NFRAC<5>
0
Bit11
NFRAC<6>
0
Bit12
NFRAC<7>
0
Bit13
NFRAC<8>
0
Bit14
NFRAC<9>
0
Bit15
NFRAC<10>
0
Bit16
NFRAC<11>
0
Bit17
NFRAC<12>
0
Bit18
NFRAC<13>
0
Bit19
NFRAC<14>
0
Bit20
NFRAC<15>
0
Bit21
NFRAC<16>
0
Bit22
NFRAC<17>
0
Bit23
NFRAC<18>
0
Bit24
NFRAC<19>
0
Bit25
NFRAC<20>
0
Bit26
NFRAC<21>
0
Bit27
NFRAC<22>
0
Bit28
NFRAC<23>
0
Bit29
NFRAC<24>
0
Bit30
RSV
0
Reserved
Bit31
RSV
0