![Qorivva MPC5 Series Manual Download Page 52](http://html1.mh-extra.com/html/qorivva/mpc5-series/mpc5-series_manual_3255432052.webp)
Qorivva MPC5xxx/SPC5xx Debugger and NEXUS Trace
52
©1989-2021 Lauterbach GmbH
In order to use trace-to-memory, address space and address range of the on-chip trace memory has to be
set using
. The usable address ranges depend on processor and device type:
In order to trace to emulation memory, use access class EEC:
Processors not listed in the above tables do not support trace-to-memory.
The address range assignment can be performed through the MPC5XXX menu as well: “Onchip Trace - Set
Onchip Trace Buffer”. The configuration can also be scripted depending on connected processor and debug
tool. See
for an example.
The configuration of trace methods and clients is done through the
command
groups.
Production Device
Buffer size
Onchip.TBARange
MPC5726L
SPC572L
8 kByte
A:0x0D000000--0x0D001FFF
MPC5746M
MPC574xK
MPC5777M
MPC574xR
SPC574K7x
SPC57EM80
SPC57HM90
16 KByte
A:0x0D000000--0x0D003FFF
SPC58xE
SPC58xG
16 KByte
A:0x0D004000--0x0D007FFF
SPC58xN
32 KByte
A:0x0D000000--0x0D007FFF
Emulation Device
Buffer size
TBARange
MPC5746M (cut 1)
MPC574xK
MPC574xR
SPC574K7x
SPC57EM80
SPC58xE
SPC58xG
1 MByte
EEC:0x0C000000--0xC0FFFFF
MPC5746M (cut 2)
MPC5777M
SPC57HM90
SPC58xN
2 MByte
EEC:0x0C000000--0xC1FFFFF