![Qorivva MPC5 Series Manual Download Page 40](http://html1.mh-extra.com/html/qorivva/mpc5-series/mpc5-series_manual_3255432040.webp)
Qorivva MPC5xxx/SPC5xx Debugger and NEXUS Trace
40
©1989-2021 Lauterbach GmbH
SMP Debugging
In TRACE32 terminology, SMP debugging means to control more than one core in a single PowerView
instance. Use this method for cores which run the same kernel / instance of the operating system. Cores
controlled in a single PowerView instance share the following resources:
•
Debug symbols
•
OS Awareness
•
Run control (Go, Step, Break) and breakpoints
•
Debug and trace settings
If it is desired to have control over any of the above resources separately for each core,
must be used.
Follow these steps to set up the debugger for SMP debugging:
1.
Select the target processor, or use automatic CPU detection.
2.
Assign cores to this PowerView instance. Look up the core-index of each core in
. The
order of the cores must match to the core order used by the kernel.
3.
Start debug session and continue as usual.
All core context dependent windows (
, etc.) show the data as seen
from the currently selected core. Select a core using the command
<logical_core_index>
.
If any of the cores hits a breakpoint, PowerView automatically selects the core that hit the breakpoint.
The currently selected core displayed in the status bar and can be changed by right-clicking on the
core field.
SYStem.DETECT CPU
;Kernel: logical_core_0 = core_0, logical_core_1 = core_1
;CORE.ASSIGN <logical_core_0> <logical_core_1> [...]
CORE.ASSIGN 1 2
SYStem.Up | SYStem.Mode.Attach
Register
CORE 0 ;Register window shows registers of core_0
CORE 1 ;Register window shows registers of core_1