![Qorivva MPC5 Series Manual Download Page 3](http://html1.mh-extra.com/html/qorivva/mpc5-series/mpc5-series_manual_3255432003.webp)
Qorivva MPC5xxx/SPC5xx Debugger and NEXUS Trace
3
©1989-2021 Lauterbach GmbH
Example: Data Trace with Address Range
Trace Context Switches using Data Trace Messaging (DTM)
Trace Context Switch using Ownership Trace Messaging (OTM)
Trace Based Run-time Measurement / Timestamping
Trace Based Run-time Measurement for off-chip Parallel NEXUS
Trace Based Run-time Measurement for off-chip Aurora NEXUS
Trace Based Run-time Measurement for on-chip Trace / Trace-to-memory
Correlation of the Trace Timestamp with Other Tool Timestamps
Implications of Using the Processor Generated Timestamps
Processors with on-chip timestamp support
Trace Filtering and Triggering with Debug Events
Example: Selective Program Tracing
Example: Event Controlled Program/Data Trace Start and End
Example: Event Controlled Trace Recording
Example: Event Controlled Trigger Signals
Tracing Peripheral Modules / Bus Masters
Example: Filter by Address Range
Example: Event Controlled Trace Start and End
Trace Filtering and Triggering Features Provided by TRACE32
Tracing VLE or Mixed FLE/VLE Applications
Requirements due to FLASH ECC Protection
Programming the RCHW or Boot Header
Programming Serial Boot Password and Censorship Word
TEST / UTEST / OTP FLASH Programming
Programming an UTEST Sector which is not set to OTP
Configure debugger according to target topology
Set debug cable interface mode
Hardware Requirements for cJTAG Operation