![Qorivva MPC5 Series Manual Download Page 46](http://html1.mh-extra.com/html/qorivva/mpc5-series/mpc5-series_manual_3255432046.webp)
Qorivva MPC5xxx/SPC5xx Debugger and NEXUS Trace
46
©1989-2021 Lauterbach GmbH
4. Use workaround to unlock and halt the core after reset is released (using ESR0/RSTOUT feedback). It is
required to connect the processor’s ESR0 to the debug cable’s RSTOUT input. Only supported for the
and the
. Usually it is possible to halt the core within a
few 100 instructions, i.e. before it leaves the BAF code. This method supports debugging/tracing through
power cycles.
Methods 2..4 can not halt the core at the reset address. If debugging should start directly from the reset
address, it is possible to perform a functional reset following the first reset. Please note that this may have
side effects, because some code has already been executed. Also there is no real advantage, as the BAF
code is usually not of interest.
Recovering a censored processor (MPC57XX, SPC57X/SPC58X and S32R)
If a bad application image is flashed to the processor, the processor can lock up or go through reset
escalation. In either case it can be required to perform a power cycle to connect and recover the processor.
The effects of a bad application image may not become effective directly after programming the application
image to flash. In some cases the problem will appear only after a target power cycle or reset without
debugger. Reasons for this include the debugger initializing SRAM (via flash script execution or other setup
script). the debugger disabling the watchdog (see
) and/or disabling the reset
escalation (see
SYStem.Option DISableResetEscalation
In order to recover a censored processor, first set up the debugger using either method 2, 3 or 4 from above
chapter. If the setup is complete, halt the core at power-on reset.
SYStem.CPU <cpu>
CORE.ASSIGN <cores>
SYStem.Option KEYCODE <password>
SYStem.Option ResBreak OFF
SYStem.Option WaitReset 0s
RSTOUT
SYStem.Option ResetMode PIN
SYStem.Up
;destructive reset with delay and unlock
SYStem.CPU <cpu>
CORE.ASSIGN <cores>
SYStem.Option KEYCODE <password>
SYStem.Option ResBreak OFF
SYStem.Option WaitReset <parameters>
SYStem.Option ResetMode PIN
SYStem.Up
;follow-up functional reset
SYStem.Option ResBreak ON
SYStem.Option ResetMode FUNCtional
SYStem.Up