NEC mPD789101, User Manual

Page: 134 / 265

CHAPTER 10 WATCHDOG TIMER
User’s Manual U13045EJ2V0UM00
134
10.4.2 Operation as interval timer
When bits 4 and 3 (WDTM4, WDTM3) of watchdog timer mode register (WDTM) are set to 1, the watchdog timer
also operates as an interval timer that repeatedly generates an interrupt at time intervals specified by a count value
set in advance.
Select a count clock (or interval time) by setting bits 0 to 2 (TCL20 to TCL22) of timer clock select register 2 (TCL2).
The watchdog timer starts operation as an interval timer when the RUN bit (bit 7 of WDTM) is set to 1.
In the interval timer mode, the interrupt mask flag (TMMK4) is valid, and a maskable interrupt (INTWDT) can be
generated. The priority of INTWDT is set as the highest of all the maskable interrupts.
The interval timer continues operation in the HALT mode, but stops in the STOP mode. Therefore, set RUN to
1 before entering the STOP mode to clear the interval timer, and then execute the STOP instruction.
Cautions 1. Once bit 4 (WDTM4) of WDTM is set to 1 (when the watchdog timer mode is selected),
the interval timer mode is not set, unless the RESET signal is input.
2. The interval time immediately after the setting by WDTM may be up to 0.8% shorter than
the set time.
Table 10-5. Interval Time of Interval Timer
TCL22 TCL21 TCL20 Interval Time At f
X
= 5.0-MHz Operation At f
CC
= 4.0-MHz Operation
0 0 0 2 11
×
1/f
W
410
µ
s 512
µ
s
0 1 0 2 13
×
1/f
W
1.64 ms 2.05 ms
1 0 0 2 15
×
1/f
W
6.55 ms 8.19 ms
1 1 0 2 17
×
1/f
W
26.2 ms 32.8 ms
f
W
: f
X
or f
CC
f
X
: System clock oscillation frequency (ceramic/crystal oscillation)
f
CC
: System clock oscillation frequency (RC oscillation)