Chapter 8
111
Flexi Line
Default value
The default value defines how a bit is affected by a station:
A bit with the default value High is set to 1 (logic status high) if all stations signal a
1 for this bit (logical AND). As soon as only one station sets the bit to the logic
status low, the bit is set to 0.
A bit with the default value Low is set to 0 (logic status low) if all stations signal a
0 for this bit (logical OR). As soon as only one station sets the bit to the logic
status high, the bit is set to 1.
Activation and deactivation of individual bits
You can deactivate bits that are not required by not assigning a name to these bits.
Deactivated bits are no longer available or shown in the logic editor or in the
diagnostics. However, the size of the process image is not affected by this change.
8.2.3
Flexi Line checksum (CRC)
The checksum is required so that the stations in a Flexi Line system can
communicate with each other. All stations in a Flexi Line system must have an
identical checksum. This ensures that only stations that belong to the same Flexi
Line system can communicate with each other. If a different checksum is detected in
a Flexi Line system, then all connected stations will change to the “Error on the Flexi
Line bus” mode (Line LED flashes
Red/green at 2 Hz).
The checksum is calculated from the following settings:
size of the process image and maximum cable length
update rate
range of each byte
default value of each byte
first part of the revision number
The minor revision number as well as the names you have assigned to bits, bytes
and the process image itself do not affect the checksum.
If the process image is changed on any station such that the checksum changes,
then you must transfer this new image to all other stations. In this way you will set
the checksum in all stations to the same value.
Otherwise there will be different checksums in the Flexi Line system such that the
safety communication between the stations cannot be established.
The checksum is part of the configuration that is saved in the memory plug for each
CPU3 module connected.
Note
Summary of Contents for SW1DNN-WS0ADR-B
Page 2: ......
Page 288: ...Chapter 15 285 Annex ...
Page 289: ...Chapter 15 286 Annex ...
Page 290: ...Chapter 15 287 Annex ...
Page 291: ...Chapter 15 288 Annex ...
Page 292: ...Chapter 15 289 Annex ...
Page 293: ...Chapter 15 290 Annex ...
Page 294: ...Chapter 15 291 Annex ...
Page 295: ...Chapter 15 292 Annex ...
Page 296: ...Chapter 15 293 Annex ...
Page 297: ...Chapter 15 294 Annex ...
Page 298: ...Chapter 15 295 Annex 15 1 2 Example application Wood scanner ...
Page 299: ...Chapter 15 296 Annex ...
Page 300: ...Chapter 15 297 Annex ...
Page 301: ...Chapter 15 298 Annex ...
Page 302: ...Chapter 15 299 Annex ...
Page 303: ...Chapter 15 300 Annex ...
Page 304: ...Chapter 15 301 Annex ...
Page 305: ...Chapter 15 302 Annex ...
Page 306: ...Chapter 15 303 Annex ...
Page 307: ...Chapter 15 304 Annex 15 1 3 Example application Ramp down detection ...
Page 308: ...Chapter 15 305 Annex ...
Page 309: ...Chapter 15 306 Annex ...
Page 310: ...Chapter 15 307 Annex ...
Page 311: ...Chapter 15 308 Annex ...
Page 312: ...Chapter 15 309 Annex ...
Page 313: ...Chapter 15 310 Annex ...
Page 314: ...Chapter 15 311 Annex ...
Page 321: ......