![background image](http://html.mh-extra.com/html/mitsubishi-electric/melsec-iq-f-fx5/melsec-iq-f-fx5_programming-manual_239114050.webp)
48
3 CPU MODULE INSTRUCTION
3.1 Sequence Instruction
Shift instruction
■
Shifting bit devices
■
Shifting 16-bit data to the right/left by n bit (s)
■
Shifting n-bit data to the right/left by 1 bit
■
Shifting n-word data to the right/left by 1 word
Instruction symbol
Description
Reference
SFT
1 bit shift of the device
SFTP
Instruction symbol
Description
Reference
SFR
SFRP
SFL
SFLP
Instruction symbol
Description
Reference
BSFR
BSFRP
BSFL
BSFLP
Instruction symbol
Description
Reference
DSFR
DSFRP
DSFL
DSFLP
b0
bn
bn-1
b15
b0
b15
0
∙∙∙
0
(SM700, SM8022)
b0
bn+1 bn
b15
b0
b15
0
∙∙∙
0
(SM700, SM8022)
(d)
(n)
0
(SM700)
(d)
(n)
0
(SM700)
(d)
(n)
0
(d)
(n)
0
Summary of Contents for MELSEC iQ-F FX5
Page 1: ...MELSEC iQ F FX5 Programming Manual Instructions Standard Functions Function Blocks ...
Page 2: ......
Page 17: ...15 CONTENTS ...
Page 24: ...22 MEMO ...
Page 1050: ...1048 26 TIME DATA FUNCTIONS 26 4 Division MEMO ...
Page 1068: ...1066 29 COUNTER FUNCTION BLOCKS 29 4 Counter Function Block Operation error There is no error ...
Page 1107: ...I 1105 MEMO ...
Page 1111: ......