Intel SRCMR, User Manual

Page: 162 / 180

162 Intel RAID Controller SRCMR User’s Guide
The Fail State
The array drive changes to the fail state whenever a logical drive fails. Redundancy information is
still present, thus allowing the remaining hard disks to continue working. This state should be
eliminated as soon as possible by replacing the defective hard disk. This can be done by using a
physical drive that is already connected with the controller, but not yet used for a logical drive, with
the replace drive logical_replace function, or by using the Hot Plug: Replace Drive
hotplug_replace_drive function. If a hot fix drive has previously been assigned to an array drive,
the Intel RAID Controller SRCMR will automatically replace the defective drive and start the
reconstruction of the data and the redundant information. Therefore, under these circumstances the
fail state is only temporary and will be eliminated by the controller itself.
Use the last status physical_drive_laststat from the physical drive information to analyze the cause
of the drive failure. Additionally, check for retries terms_retry and/or reassigns
terms_grown_defect.
A drive failure may also be the result of bad cabling terms_cabling, wrong termination
terms_termination or overheating.
Figure 101. The Fail State
The Error State
Should a second hard disk fail while the array drive is in the fail or rebuild state, it is not possible to
continue the working session without restrictions. The disk array is still available for I/Os, but data
loss and error messages on the host level are possible.
Usually you must remove the array drive and build a new one. In some situations (see below) it
might be possible to reset the array.
Use the last status physical_drive_laststat from the physical drive information to analyze the cause
of the drive failure. Additionally, check for retries terms_retry and/or reassigns
terms_grown_defect.
A drive failure may also be the result of bad or cabling terms_cabling, wrong termination
terms_termination or overheating.
Figure 102. The Error State