Atmel AT91FR40162S, Manual

Page: 95 / 210

95
6174B–ATARM–07-Nov-05
AT91FR40162S Preliminary
14.6 PIO User Interface
PIO Base Address: 0xFFFF0000 (Code Label
PIO_BASE
)
Notes: 1. The reset value of this register depends on the level of the external pins at reset.
2. This register is cleared at reset. However, the first read of the register can give a value not equal to zero if any changes have
occurred on any pins between the reset and the read.
Table 14-2. PIO Controller Memory Map
Offset Register Name Access Reset State
0x00 PIO Enable Register PIO_PER Write-only –
0x04 PIO Disable Register PIO_PDR Write-only –
0x08 PIO Status Register PIO_PSR Read-only
0x01FFFFFF
(see Table 14-1 )
0x0C Reserved – – –
0x10 Output Enable Register PIO_OER Write-only –
0x14 Output Disable Register PIO_ODR Write-only –
0x18 Output Status Register PIO_OSR Read-only 0
0x1C Reserved – – –
0x20 Input Filter Enable Register PIO_IFER Write-only –
0x24 Input Filter Disable Register PIO_IFDR Write-only –
0x28 Input Filter Status Register PIO_IFSR Read-only 0
0x2C Reserved – – –
0x30 Set Output Data Register PIO_SODR Write-only –
0x34 Clear Output Data Register PIO_CODR Write-only –
0x38 Output Data Status Register PIO_ODSR Read-only 0
0x3C Pin Data Status Register
(1)
PIO_PDSR Read-only
(1)
0x40 Interrupt Enable Register PIO_IER Write-only –
0x44 Interrupt Disable Register PIO_IDR Write-only –
0x48 Interrupt Mask Register PIO_IMR Read-only 0
0x4C Interrupt Status Register
(2)
PIO_ISR Read-only
(2)