MAX 10 NEEK
82
www.terasic.com
February 4, 2016
N
N
i
i
o
o
s
s
I
I
I
I
P
P
r
r
o
o
j
j
e
e
c
c
t
t
C
C
o
o
m
m
p
p
i
i
l
l
a
a
t
t
i
i
o
o
n
n
Before you attempt to compile the reference design under Nios II Eclipse, make sure the project
is cleaned first by clicking ‘Clean’ from the ‘Project’ menu of Nios II Eclipse.
D
D
e
e
m
m
o
o
n
n
s
s
t
t
r
r
a
a
t
t
i
i
o
o
n
n
B
B
a
a
t
t
c
c
h
h
F
F
i
i
l
l
e
e
Demo Batch File Folder:
ddr3_nios\demo_batch
The demo batch folder includes following files:
Batch Files: ddr3_nios.bat, ddr3_nios.sh
FPGA Configure File : ddr3_nios
.sof
Nios II Program: ddr3_nios
.elf
Demonstration Setup
Please follow the procedures below to set up the demonstration:
Make sure Quartus II and Nios II are installed on your PC.
Power on the MAX 10 NEEK board.
Use an USB cable to connect PC and the MAX 10 NEEK board (J8) and install USB Blaster
driver if necessary.
Execute the demo batch file “ ddr3_nios.bat” for USB-Blaster II under the batch file folder,
ddr3_nios\demo_batch
After Nios II program is downloaded and executed successfully, a prompt message will be
displayed in Nios2-terminal.
Press KEY4~KEY0 of the MAX 10 NEEK board to start SDRAM verify process. Press KEY0
for continued test.
The program will display progress and result information, as shown in
Figure 6-17
.
