SMART Embedded Computing COMX-CORE-2610-ET, Инструкция по установке и эксплуатации

Страница: 54 / 92

54 COMX-CORE-2610-ET Installation and Use (6806800P11E)
Functional Description
Processor
4.3 Processor
The COMX-CORE-2610-ET is designed to support the Intel 2nd Generation Core and
Celeron processors with Intel Mobile QM67 chipset. The features of the processor are:
 Four or two execution cores
 32KB instruction and 32KB data first-level cache (L1) for each core
 256KB shared instruction/data second-level cache (L2) for each core
 Up to 8MB shared instruction/data third-level cache (L3), shared among all cores
 Supports Intel® Virtualization Technology for Directed I/O (Intel VT-d)
 Supports Intel Virtualization Technology (Intel VT-x)
 Supports Intel Active Management Technology 7.0 (Intel AMT 7.0)
 Supports Intel Trusted Execution Technology (Intel TXT)
 Supports Intel Hyper-Threading Technology
 Supports Intel 64 Architecture
 Supports Intel Turbo Boost Technology
 Two channels of DDR3 memory with a maximum of one SO-DIMM per channel
 Memory DDR3 data transfer rates of 1066 MT/s, 1333 MT/s, and 1600 MT/s
 The PCI Express X16 ports are fully-compliant with the PCI Express Specification
2.0; and support for x16/x8/x4/x1 widths for a single PCI Express mode.
 DMI 2.0 support, four lanes in each direction
 5 GT/s point-to-point DMI interface to PCH is supported
 PCH end-to-end lane reversal across the link
 Supports Half Swing “low-power/low-voltage”
 DirectX* Video Acceleration (DXVA) support for accelerating video processing
 Full AVC/VC1/MPEG2 HW Decode
 Windows* 7, XP, Windows Vista*, OSX, Linux OS Support
 DX10.1, DX10, DX9 support
 For SKUs with graphics, FDI carries display traffic from the Processor Graphics in
the processor to the legacy display connectors in the PCH
 Two independent links - one for each display pipe
 Full support of Advanced Configuration and Power Interface (ACPI) C-states as
implemented by the following processor C-states- C0, C1, C1E, C3, C6, C7
 Enhanced Intel Speed Step Technology