
IDT Configuration Registers
PES24T3G2 User Manual
8 - 43
February 22, 2012
Notes
18
MAL-
FORMED
RW
0x0
Sticky
Malformed TLP Mask. When this bit is set, the corresponding bit
in the AERUES register is masked. When a bit is masked in the
AERUES register, the corresponding event is not logged in the
advanced capability structure, the First Error Pointer field
(FEPTR) in the AERCTL register is not updated, and an error is
not reported to the root complex.
This bit does not affect the state of the corresponding bit in the
AERUES register.
19
ECRC
RW
0x0
Sticky
ECRC Mask. When this bit is set, the corresponding bit in the
AERUES register is masked. When a bit is masked in the
AERUES register, the corresponding event is not logged in the
advanced capability structure, the First Error Pointer field
(FEPTR) in the AERCTL register is not updated, and an error is
not reported to the root complex.
This bit does not affect the state of the corresponding bit in the
AERUES register.
20
UR
RW
0x0
Sticky
UR Mask. When this bit is set, the corresponding bit in the
AERUES register is masked. When a bit is masked in the
AERUES register, the corresponding event is not logged in the
advanced capability structure, the First Error Pointer field
(FEPTR) in the AERCTL register is not updated, and an error is
not reported to the root complex.
This bit does not affect the state of the corresponding bit in the
AERUES register.
21
ACSV
RW
0x0
Sticky
ACS Violation Mask. When this bit is set, the corresponding bit
in the AERUES register is masked. When a bit is masked in the
AERUES register, the corresponding event is not logged in the
advanced capability structure, the First Error Pointer field
(FEPTR) in the AERCTL register is not updated, and an error is
not reported to the root complex.
This bit does not affect the state of the corresponding bit in the
AERUES register.
30:22
Reserved
RO
0x0
Reserved field.
31
DBE
RW
0x0
Sticky
Double Bit Error Mask. When this bit is set and the Double Bit
Error AER Reporting Enable (DBEAEREN) bit is set in the Mem-
ory Error Control (MECTL) register, the corresponding bit in the
AERUES register is masked.
When a bit is masked in the AERUES register, the corresponding
event is not logged in the advanced capability structure, the First
Error Pointer field (FEPTR) in the AERCTL register is not
updated, and an error is not reported to the root complex.
This bit does not affect the state of the corresponding bit in the
AERUES register.
When the DBEAEREN bit is cleared, this field is read-only zero.
Bit
Field
Field
Name
Type
Default
Value
Description
Содержание 89HPES24T3G2ZBAL
Страница 8: ...IDT PES24T3G2 User Manual 6 February 22 2012 Notes...
Страница 12: ...IDT Table of Contents PES24T3G2 User Manual iv February 22 2012 Notes...
Страница 14: ...IDT List of Tables PES24T3G2 User Manual vi February 22 2012 Notes...
Страница 16: ...IDT List of Figures PES24T3G2 User Manual viii February 22 2012 Notes...
Страница 20: ...IDT Register List PES24T3G2 User Manual xii February 22 2012 Notes...
Страница 32: ...IDT PES24T3G2 Device Overview PES24T3G2 User Manual 1 12 February 22 2012 Notes...
Страница 72: ...IDT SMBus Interfaces PES24T3G2 User Manual 5 20 February 22 2012 Notes...
Страница 76: ...IDT Power Management PES24T3G2 User Manual 6 4 February 22 2012 Notes...
Страница 156: ...IDT Configuration Registers PES24T3G2 User Manual 8 74 February 22 2012 Notes...