CHAPTER 6 16-BIT TIMER/EVENT COUNTER 00
User’s Manual U17446EJ3V1UD
93
(3) 16-bit timer output control register 00 (TOC00)
This register controls the operation of the 16-bit timer/event counter output controller. It sets timer output F/F
set/reset, output inversion enable/disable, 16-bit timer/event counter 00 timer output enable/disable, one-shot
pulse output operation enable/disable, and output trigger of one-shot pulse by software.
TOC00 is set by a 1-bit or 8-bit memory manipulation instruction.
Generation of reset signal sets the value of TOC00 to 00H.
Figure 6-7. Format of 16-bit Timer Output Control Register 00 (TOC00)
Address: FF63H After reset: 00H R/W
Symbol 7 <6>
<5> 4 <3>
<2> 1 <0>
TOC00 0
OSPT00
OSPE00
TOC004
LVS00 LVR00 TOC001 TOE00
OSPT00 One-shot
pulse
output
trigger control via software
0
No one-shot pulse output trigger
1
One-shot pulse output trigger
OSPE00
One-shot pulse output operation control
0
Successive pulse output mode
1
One-shot pulse output mode
Note
TOC004
Timer output F/F control using match of CR010 and TM00
0
Disables inversion operation
1
Enables inversion operation
LVS00
LVR00
Timer output F/F status setting
0 0
No
change
0
1
Timer output F/F reset (0)
1
0
Timer output F/F set (1)
1 1
Setting
prohibited
TOC001
Timer output F/F control using match of CR000 and TM00
0
Disables inversion operation
1
Enables inversion operation
TOE00 Timer
output
control
0
Disables output (output fixed to level 0)
1 Enables
output
Note
The one-shot pulse output mode operates correctly only in the free-running mode and the mode in which
clear & start occurs at the TI000 pin valid edge. In the mode in which clear & start occurs on a match
between TM00 and CR000, one-shot pulse output is not possible because an overflow does not occur.
Cautions 1. The timer operation must be stopped before setting other than OSPT00.
2. If LVS00 and LVR00 are read, 0 is read.
3. OSPT00 is automatically cleared after data is set, so 0 is read.
4. Do not set OSPT00 to 1 other than in one-shot pulse output mode.
5. A write interval of two cycles or more of the count clock selected by prescaler mode register
00 (PRM00) is required, when OSPT00 is set to 1 successively.
6. When TOE00 is 0, set TOE00, LVS00, and LVR00 at the same time with the 8-bit memory
manipulation instruction. When TOE00 is 1, LVS00 and LVR00 can be set with the 1-bit
memory manipulation instruction.
Содержание 78K0S/KB1+
Страница 2: ...User s Manual U17446EJ3V1UD 2 MEMO ...