System Bus
http://www.motorola.com/computer/literature
1-9
1
Processors
The MVME5100 has the BGA foot print that supports the MPC750 and
MPC7400 processors. The maximum external processor bus speed is
100 MHz. Parity checking is supported for the system address and data
busses.
Processor Type Identification
The processor version can be determined by reading the Processor Version
Register (PVR). The PVR version number value for the MPC750
processor is 0x0008. The processor revision level starts at 0x0100 and is
updated for each silicon revision. For example, revision 1 of the MPC750
is 0x00080100. Revision 2 is 0x00080200, and so on. Incremental
revisions, such as 2.1, are identified as 0x00080201 and so on. For the
MPC7400, the PVR version number value is 0x000C, and the revision
levels use the same nomenclature as the MPC750, e.g., 0x0100 and so on.
Processor PLL Configuration
The processor internal clock frequency (core frequency) is a multiple of
the system bus frequency. The processor has four configuration pins,
PLL_CFG[0:3], for hardware strapping of the processor core frequency
between 2x and 8x the system bus frequency, in 0.5x steps.
The PLL configuration is dynamic at power-up and varies depending upon
the existence of a memory mezzanine attached to the host board.
L2 Cache
The MVME5100 SBC uses a back-door L2 cache structure via the Max
processor chip. Max’s L2 cache is implemented with an onchip 2-way, set-
associative tag memory and external direct mapped synchronous SRAMs
for data storage. The external SRAMs are accessed through a dedicated 72-
bit wide (64-bits of data and 8 bits of address) L2 cache port on the
processor. The L2 cache normally operates in copyback modes and
supports system cache coherency through snooping. Parity generation and
Содержание MVME5100 Series
Страница 1: ...MVME5100 Single Board Computer Programmer s Reference Guide V5100A PG2 September 2001 Edition ...
Страница 16: ...xvi ...
Страница 20: ...xx ...
Страница 28: ...xxviii ...
Страница 62: ...1 34 Computer Group Literature Center Web Site Product Data and Memory Maps 1 ...
Страница 278: ...3 88 Computer Group Literature Center Web Site System Memory Controller SMC 3 ...
Страница 288: ...4 10 Computer Group Literature Center Web Site Hawk Programming Details 4 ...
Страница 320: ...Index IN 12 Computer Group Literature Center Web Site I N D E X ...