Multi-Processor Interrupt Controller (MPIC)
http://www.motorola.com/computer/literature
2-55
2
Interprocessor Interrupts (IPI)
Processors 0 and 1 can generate interrupts which are targeted for the other
or both processors. There are four Interprocessor Interrupts (IPI) channels.
The interrupts are initiated by writing a bit in the IPI dispatch registers. If
subsequent IPI’s are initiated before the first is acknowledged, only one IPI
will be generated. The IPI channels deliver interrupts in Direct Mode and
can be directed to more than one processor.
8259 Compatibility
The MPIC provides a mechanism to support PC-AT compatible chip sets
using the 8259 interrupt controller architecture. After power-on reset, the
MPIC defaults to 8259 pass-through mode. In this mode, if the OPIC is
enabled, interrupts from external source number 0 (the interrupt signal
from the 8259 is connected to this external interrupt source on the MPIC)
are passed directly to processor 0. If the pass-through mode is disabled and
the OPIC is enabled, the 8259 interrupts are delivered using the priority
and distribution mechanisms of the MPIC.
MPIC does not interact with the vector fetch from the 8259 interrupt
controller.
Hawk Internal Errror Interrupt
Hawk’s PHB and SMC detected errors are grouped together and sent to the
interrupt logic as a singular interrupt source (Hawk internal error
interrupt). This Hawk internal error interrupt request is an active low-level
sensitive interrupt. The interrupt delivery mode for this interrupt is
distributed. When the OPIC is disabled, the Hawk internal error interrupt
will be passed directly on to processor 0 INT pin.
For system implementations where the MPIC controller is not used, the
Hawk internal error condition will be made available by a signal which is
external to the Hawk ASIC. Presumably this signal will be connected to an
externally sourced interrupt input of an MPIC controller of a different
device. Since the MPIC specification defines external I/O interrupts to
operate in the distributed mode, the delivery mode of this error interrupt
should be consistent.
Содержание MVME5100 Series
Страница 1: ...MVME5100 Single Board Computer Programmer s Reference Guide V5100A PG2 September 2001 Edition ...
Страница 16: ...xvi ...
Страница 20: ...xx ...
Страница 28: ...xxviii ...
Страница 62: ...1 34 Computer Group Literature Center Web Site Product Data and Memory Maps 1 ...
Страница 278: ...3 88 Computer Group Literature Center Web Site System Memory Controller SMC 3 ...
Страница 288: ...4 10 Computer Group Literature Center Web Site Hawk Programming Details 4 ...
Страница 320: ...Index IN 12 Computer Group Literature Center Web Site I N D E X ...