67
CHAPTER 3 CPU
Table 3.7-2 Explanation of Functions of Each Bit in the Standby Control Register (STBC)
Bit name
Description
bit7
STP:
Stop bit
This bit specifies transition to stop mode.
Writing "1" into this bit allows transition to stop mode.
Writing "0" into this bit does not affect operations.
This bit is always read with the value of "0".
bit6
SLP:
Sleep bit
This bit specifies transition to sleep mode.
Writing "1" into this bit allows transition to sleep mode.
Writing "0" into this bit does not affect operations.
This bit is always read with the value of "0".
bit5
SPL:
pin state setting bit
This bit specifies external pin states in stop mode.
Writing "0" into this bit maintains states (levels) of the external pins at transition to
stop mode.
Writing "1" into this bit sets states of the external pins to Hi-Z (states of pins for
which a pull-up resistor is specified are set to level "H").
This bit becomes "0" after a reset.
bit4
RST:
Software reset bit
This bit specifies software reset.
Writing "0" into this bit generates a source of 4-instruction cycle internal reset.
Writing "1" into this bit does not affect operations.
This bit is always read with the value of "1".
bit3
RESV:
Reserved bit
This bit is always read with the value of "0".
Writing a value into this bit does not affect operations.
bit2 to bit0
Unused bits
Values read out of these bits are undefined.
Writing values into these bits does not affect operations.
Содержание F2MC-8L F202RA
Страница 2: ......
Страница 4: ......
Страница 32: ...16 CHAPTER 1 OVERVIEW ...
Страница 90: ...74 CHAPTER 3 CPU ...
Страница 142: ...126 CHAPTER 5 TIME BASE TIMER POPW A RETI ENDS END ...
Страница 150: ...134 CHAPTER 6 WATCHDOG TIMER ...
Страница 174: ...158 CHAPTER 7 8 BIT PWM TIMER User processing POPW A XCHW A T Restoring A and T POPW A RETI ENDS ...
Страница 176: ...160 CHAPTER 7 8 BIT PWM TIMER ...
Страница 220: ...204 CHAPTER 8 8 16 BIT CAPTURE TIMER COUNTER ...
Страница 240: ...224 CHAPTER 9 12 BIT PPG TIMER ...
Страница 258: ...242 CHAPTER 10 EXTERNAL INTERRUPT CIRCUIT 1 EDGE PUSHW A User processing POPW A XCHW A T POPW A RETI ENDS END ...
Страница 274: ...258 CHAPTER 11 EXTERNAL INTERRUPT CIRCUIT 2 LEVEL ...
Страница 362: ...346 CHAPTER 15 BUZZER OUTPUT ...
Страница 371: ...355 CHAPTER 16 WILD REGISTER FUNCTION 16 3 5 Data Test Set Register WROR A test register Do not access this register ...
Страница 390: ...374 CHAPTER 17 FLASH MEMORY ...
Страница 419: ...403 INDEX INDEX The index follows on the next page This is listed in alphabetic order ...
Страница 434: ...418 INDEX ...
Страница 436: ......