manualshive.com logo in svg

FastVision FastCamera13, Руководство пользователя, Страница: 27 / 52

Поделиться
Скачать
FastVision FastCamera13 Скачать руководство пользователя страница 27

 

27

The PicoBlaze data address space is only 256 bytes.  If you look at the processor documents from Xilinx 
you’ll find this called I/O rather than data.  In our case the data space connects to 1K bytes of internal block 
RAM using three additional banking bits implemented as register.  Access to the entire 1K of RAM as well 
as 8 registers is accomplished with some stunt logic.  Registers normally appear at addresses 0xf8 through 
0xff regardless of the state of the three banking bits.  When register access is enabled, writes are 
shadowed in the block RAM at 0x6f8 through 0x6ff regardless of the state of the three banking bits.  
Register access can be disabled by reading or writing location 0xf7 and re-enabled by reading or writing 
locations 0 through 0xf6.  In this manner a program can sequentially access the entire RAM by temporarily 
disabling register access.  A special bit, bit 0 of register 0xff toggles each time any read is performed.  This 
allows a simple test of the current state of the register access enable by reading location 0xff twice and 
comparing the two values. 

The high 256 bytes, from 0x700 through 0x7ff, are dual-ported with the I2C slave unit.  This provides a 
simple interface for introducing commands via USB. 

“Fget8” Speed-up logic 

Because the PicoBlaze runs relatively slow, there is a small sequencer to speed up FPGA configuration 
and flash data read.  This is kicked off by a write to register 0xfe with bit 6 set.  The sequencer runs the 
flash clock for 8 cycles, and if the fpga CCLK was high, copies the flash DOUT output to the FPGA 
configuration DIN input cycling the FPGA CCLK 8 cycles as well.  The PicoBlaze is responsible for making 
sure the flash is in the appropriate state when this sequencer is started.  Generally it only speeds up the 
inner loop of FPGA configuration and flash data read, but this is where the largest time is spent.  Using the 
algorithm from previous PicoBlaze designs (Video Combiners) and bit wiggling, the best data rate for FPGA 
download would be about 1.5 MHz for CCLK.  With the “Fget8” speed-up logic the rate should be about 9 
MHz.  This allows even large FPGA’s to be loaded in under 2 seconds. 

PicoBlaze Memory Map 

Address Description 

000 - 1FF 

Camera state storage.  Sensor registers shadow locations in 000 - 0FF 

200 - 3FF 

Header storage.  Loaded from flash page 00 at power-up. 

400 - 6F7 

Working memory for host commands. 

6F8 - 6FF 

Register shadow memory for readback of otherwise write-only bits. 

700 - 7FF 

I

2

C shared area. 

 

 

PicoBlaze Register Map 

All of the following registers can only be accessed when the register access enable signal is set.  This is 
accomplished by making any access to locations 00 through 0xf6.  Any access to location 0xf7 clears the 
register access enable signal.  Accesses within the 0xf8 through 0xff register area do not affect the state of 
the register access enable signal. 

0xF8 

Baud Rate Period, low 8 bits and Frame Count. 

0xF9 

Baud Rate Period, high 8 bits and Fget8 data.

   

The Baud rate is derived by dividing the pixel clock frequency by the number entered here.  In the 
MV13, the pixel clock runs at 66.667 MHz and the default setting for 9600 baud would be 6944.  
The last value written to the Baud Rate high 8-bits register can be read back from scratchpad 
location 0x2f9 when register access is disabled.  When register access is enabled, reading 0xF9 
returns the byte of flash data from the “Fget8” sequencer.  Reading 0xF8 returns the frame count in 
four successive reads.  Frame count is latched whenever address 0x00 is read. 

0xFA Sensor 

Control.

  Bits are: 

7

 

Read-only “Y” pending.  Indicates that a CC2 event has occurred and the PicoBlaze should 
forward it to the Data FPGA as a “Y” command. 

6

 

Read-only “Z” pending.  Indicates that a CC3 event has occurred and the PicoBlaze should 
forward it to the Data FPGA as a “Z” command. 

5

 Reserved. 

Содержание FastCamera13

Страница 1: ...FASTCAMERA SERIES FASTCAMERA13 USER S MANUAL FVM 50013...

Страница 2: ...ary 20 2003 1 1 March 26 2003 1 2 March 30 2003 1 3 April 9 2003 2 0 August 10 2004 3 0 August 13 2004 4 0 August 17 2004 Trademarks FastVision is a registered trademark of FastVision LLC Channel Link...

Страница 3: ...8 Pixel Gain and Offset____________________________________________ 8 13 9 Memory Option_________________________________________________ 9 13 9 1 FIFO memory mode ____________________________________...

Страница 4: ...________________________________________________ 20 38 20 1 Memory Operation ________________________________________________20 38 20 2 DATA FPGA Technical Details ____________________________________...

Страница 5: ...HNICAL SUPPORT________________________________ 25 50 25 1 Contacting Technical Support_______________________________________25 50 25 2 Returning Products for Repair or Replacements __________________...

Страница 6: ...era The camera is designed to support many different applications by customization of the programmable logic in the camera FastVision or the customer can customize the size and content of the FPGAs an...

Страница 7: ...ard processing Supported by a full range of software tools Binning in order to achieve increased sensitivity at full frame rates Optional SRAM for ultra fast processing Optional additional DDRAM and i...

Страница 8: ...5m m 74 0mm 0 ref 7m m 132m m 12 7mm 7mm 0 ref 0 ref 39 5m m 79 0m m J3 J2 P2 FastCamera13 Front View FASTCAMERA13 CASE AND MOUNTING DIMENSIONS FastCamera13 Side View FastCamera13 Back Panel FastCame...

Страница 9: ...17 CL1_TXOUT2P 5 CL1_TXCLKOUTN 18 CL1_TXCLKOUTP 6 CL1_TXOUT3N 19 CL1_TXOUT3P 7 SERTCP 20 SERTCN 8 CC1N 21 SERTFGP 9 CC2P 22 CC1P 10 CC3N 23 CC2N 11 CC4P 24 CC3P 12 SERTFGN 25 CC4N 13 Ground 26 Ground...

Страница 10: ...ure The camera can be read out with 1 2 or 3 camera links the serial port for the really patient or via the USB port Only image data from the selected ROI is sent The camera can be configured to read...

Страница 11: ...d CL2_B 7 0 G odd CL2_C 7 0 B odd Six Taps 8 bits Color Medium 12 CL1_B 1 0 CL1_A 7 0 R even CL1_B 5 4 CL1_C 7 0 G even CL2_C 1 0 CL2_B 7 0 B even CL2_C 4 5 CL2_A 7 0 R odd CL3_C 1 0 CL3_B 7 0 G odd C...

Страница 12: ...r CC3 is used to clear the memory FIFO or stop filling the memory circular buffer CC2 is used to read the top most images from memory FIFO or to read the oldest non read image from memory Circular buf...

Страница 13: ...large or small gain values can introduce significant artifacts in your images The gain table contains 8 bit values which are formatted unsigned 1 7 format that is one binary digit followed by 7 fract...

Страница 14: ...out the buffers faster than they are collected image collection will not stop For example you can program the camera to total 10 images in each buffer before passing it to the host The host triggers t...

Страница 15: ...rements of 15 nS In triggered modes the frame period is also affected by the exposure delay In multiple trigger mode the exposure delay only affects the time until the first readout of the trigger seq...

Страница 16: ...re trigger event occurs too soon to start the subsequent exposure after the programmed delay the next exposure will start as soon as possible thereafter This prevents the effect of running at submulti...

Страница 17: ...ate storage page of flash memory Comparators in the Control FPGA check for changes in the DAC settings and re load the DAC s whenever the values are changed This can happen as a result of the host com...

Страница 18: ...d to the Data FPGA 8 If the Pointer to the Data FPGA initialization area is valid and the length is valid and non zero the Data FPGA initialization is read from flash and forwarded to the Data FPGA 9...

Страница 19: ...11 Part Number ASCII 800 5 388 3 Part Revision ASCII 010 391 9 Serial Number ASCII XXX 400 128 FPGA bitstream file header from mkbin Null terminated string Table 3 Flash Memory Header Page 15 CAMERA S...

Страница 20: ...internal registers that implement the camera state change too Some of these are located in the Control FPGA and some in the Data FPGA The Control FPGA forwards state data to the Data FPGA whenever it...

Страница 21: ...rate can be changed with a command on the serial link or via the USB port To allow recovery after inadvertent setting of a higher baud rate than the host can handle the serial link will revert to 960...

Страница 22: ...on after errors Sending two carriage returns will always reset the serial link to its default state waiting for new command In addition when the serial logic detects a framing error or protocol error...

Страница 23: ...h size On error a response code is returned The first byte is the reason which may be 00 01 or 02 00 indicates bad header flash part type 01 indicates illegal starting page address 02 indicates load w...

Страница 24: ...M Read Flash This command takes arguments that form the precise command to send to the flash memory followed by the command length and data length to be read in bytes Command length includes any don t...

Страница 25: ...posures minimum exposure is limited by the serial baud rate To support this mode any characters between the O and the cr are ignored Thus the total command length in characters can be used to determin...

Страница 26: ...tion data does not start with 3C A5 0F 96 the Control FPGA will not send this command Serial Responses Normally the data sent to the Data FPGA from the Control FPGA is limited in bandwidth at the sour...

Страница 27: ...tion and flash data read but this is where the largest time is spent Using the algorithm from previous PicoBlaze designs Video Combiners and bit wiggling the best data rate for FPGA download would be...

Страница 28: ...e UART via register 0xFD The validity of the current data depends on the error bits listed below This and other receive status bits are cleared when the UART is read 6 Fget8 on write Transmitter Ready...

Страница 29: ...s enable signal is active Sensor Register Map All of the following registers can only be accessed when the sensor register write enable signal is set This is bit 2 of register 0xfb Writing these regis...

Страница 30: ...edge triggered modes When this bit is set the readout timing is synchronized to the exposure 3 Invert Camera Link CC1 Trigger Setting this bit to 1 indicates the CC1 trigger input on Camera Link is ac...

Страница 31: ...ut 19 DATA FPGA This specification contains an overview of the functionality and design details for the Data FPGA within the FastCamera 13 40 The Data FPGA accepts the video data from the Sensor and s...

Страница 32: ...32...

Страница 33: ...video data from the FIFO operates at the specified Camera link clock rate This rate can be selected to be 33 42 5 66 or 85Mhz The output state machine controls the reading of the FIFO and outputting...

Страница 34: ...for Control FPGA base system extension 128 384 Available for Data FPGA functionality extensions Table 4 Camera State Memory Layout Whenever the state memory is updated from host or flash the actual i...

Страница 35: ...7 0 4 n 0 CL1_B 7 4 CL1_C 7 0 4 n 1 CL2_C 3 0 CL2_B 7 0 4 n 2 CL2_C 7 4 CL2_A 7 0 4 n 3 Four Taps 12 bits Medium 0x0D CL1_B 7 0 CL1_A 7 0 4 n 0 CLA_A 7 0 CL1_C 7 0 4 n 1 CL2_C 7 0 CL2_B 7 0 4 n 2 CL3...

Страница 36: ...L Tx25 F1 Tx25 H8 Tx25 C4 Tx26 F2 Tx26 H9 Tx26 C5 Tx27 LVAL Tx27 LVAL Tx27 19 5 1 2 10 Tap 8 bit mode This mode Basler A501k mode uses all of the RX TX bits of the camera link interface so it needs to...

Страница 37: ...FC40 Camera Link Clock Frequency 0x00 33MHz 0x00 30MHz 0x01 42 5MHz 0x01 42 5MHz 0x02 66MHz 0x02 60MHz 0x03 85MHz 0x03 85MHz 19 5 3 Binning Control setting This byte controls which 16 bits are selecte...

Страница 38: ...OI 10pixels column Horiz_binning Vertical_binning So for example when running full resolution 1280 pixels per row no binning in 1Tap mode at 33Mhz clock rate the calculation is Time_required_over_Came...

Страница 39: ...Order of the pixels output at each clock cycle Pixels read during the current clock cycle to be available for on subsequent clock cycles 1 Tap 1 2 3 4 5 6 7 8 9 T 1 2 3 4 5 6 7 8 9 T whole FIFO prere...

Страница 40: ...6 7 8 9 10 The data from the FIFOs was shown here as a byte per pixel so signal FIFO_d12 15 0 represents pixel2 on bits 15 8 and pixel1 on bits 7 0 Signal FF_RDxx are the FIFO read signals Signal ff_...

Страница 41: ...y the state machine starts with a pre read of the whole FIFO during which pixels 1 Ten are read The state machine then continues in a 5 cycle loop until the end of the line is detected ff_lval deasser...

Страница 42: ...he state machine starts with a pre read of the whole FIFO during which pixels 1 Ten are read The state machine then continues in a 5 cycle loop until the end of the line is detected ff_lval deasserted...

Страница 43: ...tate machine starts with a pre read of the whole FIFO during which pixels 1 Ten are read The state machine then continues in a 5 cycle loop until the end of the line is detected ff_lval deasserted The...

Страница 44: ...44 20 7 Sensor Interface The FPGA interface to the sensor consists of the following signals mv_hsck4 2 1 0 mv_hsck0 mv_hsck1 mv_hsck2 mv_hsck4 mv_sel0 mv_sel1 mv_sel2 mv_sel4 mv_hsd mv_data...

Страница 45: ...rts USB 2 0 which provides up to about 40 MBytes sec transfer rates You will probably get less it depends on your computer typically the transfer rate is more than 30 Mbytes sec 22 CAMERA CONTROL PROG...

Страница 46: ...Library DLL Or ActiveX Control Operating System Provided USB Drivers FastVision Provided USB Device Driver FastVision FastViewer Software Library DLL Or ActiveX Control 23 4 Using a FastVision suppli...

Страница 47: ...dware connections are Camera Lens Your Computer Power Supply FastVision Provided Frame Grabber 1 or 2 Camera Link Cables 23 4 2 The software connections are Camera Serial And Channel Link Devices Driv...

Страница 48: ...ens A power supply for the camera One or more Camera Link cables Your third party framegrabber AIA compliant software for your framegrabber FastVision supplied camera control program 23 5 1 The hardwa...

Страница 49: ...ber Your Software Camera Link Standard DLL FastVision Camera Control Application This will only work if your framegrabber supports the Camera Link standard serial interface protocol and your framegrab...

Страница 50: ...tacting Technical Support To speak with a Technical Support Representative on the telephone call the number below and ask for Technical Support Telephone 603 891 4317 If you would rather FAX a written...

Страница 51: ...up in the fields that were not encountered during our testing at FastVision If you encounter a software or hardware problem or anomaly please contact us immediately for assistance If a fix is not avai...

Страница 52: ...f the person we should contact if we have questions FastVision LLC 131 Daniel Webster Highway 529 Nashua NH 03060 USA Telephone 603 891 4317 FAX 603 891 1881 Web site http www fast vision com Electron...

Отзывы:

Нет отзывов