AW86225
October 2021 V1.9
www.awinic.com
2 Copyright © 2020 SHANGHAI AWINIC TECHNOLOGY CO., LTD
Pin Configuration and Top Mark
QXQ
XXX
XXX
QXQ - AW86225CSR
XXX - Production Tracing Code
XXX - Production Tracing Code
AW86225CSR Marking
(Top View)
AW86225CSR
(Top View)
Figure 1 Pin Configuration and Top Mark
Pin Definition
PIN NUMBER
NAME
TYPE
(1)
DESCRIPTION
A1
TRIG/INTN
I/O
Multi-mode pin. Selectable as input trigger (pulse), or output interrupt
Default function is INTN, when set as interrupt output, there must be
a pullup resistance to be added.
B1
SDA
I/O
I2C bus data input/output(open drain)
C1
SCL
I
I2C bus clock input
A2
VREG
Power
Output of LDO
B2
RSTN
I
Active low hardware reset
High: standby/active mode Low: power-down mode
C2
VDD
Power
Chip power supply
A3
HDP
O
Positive haptic driver differential output
B3
GND
Ground Supply ground
C3
HDN
O
Negative haptic driver differential output
awinic Confidential