TMPM4K Group(1)
Product Inromation
2018-09-18
50 / 89
Rev. 2.1
Table 2.17 T32A Capture trigger connection (2/3)
Channel
Input signal name of
capture trigger
Trigger source
Timer
Trigger selector
Input trigger signal
Signal name
ch2
Timer
A
T32A02TRGINAPHCK
(Other timer output)
-
-
-
T32A02TRGINAPCK
(Internal trigger input)
[TSEL0CR7]
<INSEL29>
PF0 (TRGIN0)
TRGIN0
PB1 (TRGIN1)
TRGIN1
PF2 (TRGIN2)
TRGIN2
UART ch2 transmission completion trigger UART2TXTRG
UART ch2 reception completion trigger
UART2RXTRG
TSPI ch2 transmit completion
TSPI2TXEND
TSPI ch2 receive completion
TSPI2RXEND
Timer
B
T32A02TRGINBPHCK
(Other timer output)
T32A ch2 timer A output
T32A02OUTA
T32A02TRGINBPCK
(Internal trigger input)
[TSEL0CR7]
<INSEL30>
T32A ch2 timer register A0 match trigger T32A02TRGOUTCMPA0
T32A ch2 timer register A1 match trigger T32A02TRGOUTCMPA1
T32A ch2 timer A overflow trigger
T32A02TRGOUTOFA
T32A ch2 timer A underflow trigger
T32A02TRGOUTUFA
Timer
C
T32A02TRGINCPHCK
(Other timer output)
-
-
-
T32A02TRGINCPCK
(Internal trigger input)
[TSEL0CR7]
<INSEL31>
T32A ch1 timer register C0 match trigger T32A01TRGOUTCMPC0
T32A ch1 timer register C1 match trigger T32A01TRGOUTCMPC1
T32A ch1 timer C overflow trigger
T32A01TRGOUTOFC
T32A ch1 timer C underflow trigger
T32A01TRGOUTUFC
ch3
Timer
A
T32A03TRGINAPHCK
(Other timer output)
-
-
-
T32A03TRGINAPCK
(Internal trigger input)
[TSEL0CR8]
<INSEL32>
PF0 (TRGIN0)
TRGIN0
PB1 (TRGIN1)
TRGIN1
PF2 (TRGIN2)
TRGIN2
UART ch3 transmission completion trigger UART3TXTRG
UART ch3 reception completion trigger
UART3RXTRG
TSPI ch3 transmit completion
TSPI3TXEND
TSPI ch3 receive completion
TSPI3RXEND
I
2
C ch0 I
2
C interrupt
INTI2C0
Timer
B
T32A03TRGINBPHCK
(Other timer output)
T32A ch3 timer A output
T32A03OUTA
T32A03TRGINBPCK
(Internal trigger input)
[TSEL0CR8]
<INSEL33>
T32A ch3 timer register A0 match trigger T32A03TRGOUTCMPA0
T32A ch3 timer register A1 match trigger T32A03TRGOUTCMPA1
T32A ch3 timer A overflow trigger
T32A03TRGOUTOFA
T32A ch3 timer A underflow trigger
T32A03TRGOUTUFA
Timer
C
T32A03TRGINCPHCK
(Other timer output)
-
-
-
T32A03TRGINCPCK
(Internal trigger input)
[TSEL0CR8]
<INSEL34>
T32A ch2 timer register C0 match trigger T32A02TRGOUTCMPC0
T32A ch2 timer register C1 match trigger T32A02TRGOUTCMPC1
T32A ch2 timer C overflow trigger
T32A02TRGOUTOFC
T32A ch2 timer C underflow trigger
T32A02TRGOUTUFC
Note:
[TSEL0CRn]
<INSELm> is set the internal trigger of trigger source by trigger selector. For the detail of
connection, refer to the "2.2 Trigger Selector".