![background image](http://html1.mh-extra.com/html/texas-instruments/tms320c645x/tms320c645x_user-manual_1095285118.webp)
www.ti.com
5.17
DOORBELLn Interrupt Clear Register (DOORBELLn_ICCR)
SRIO Registers
Each of the four doorbells is supported by a register of this type.
Figure 73. DOORBELLn Interrupt Clear Register (DOORBELLn_ICCR)
31-16
Reserved
R-0x00
LEGEND: R = Read only; -n = value after reset
15-0
ICC (0-15)
W-0x00
LEGEND: R = Read only; -n = value after reset
Table 47. DOORBELLn Interrupt Clear Register (DOORBELLn_ICCR) Field Descriptions
Bit
Field
Value
Description
31-16
Reserved
Reserved
15-0
ICC (0-15)
Doorbell n (0 to 3) interrupt clear bits
Serial RapidIO (SRIO)
118
SPRU976 – March 2006
Submit Documentation Feedback