![background image](http://html1.mh-extra.com/html/texas-instruments/tms320c645x/tms320c645x_user-manual_1095285132.webp)
www.ti.com
5.31
TX CPPI Interrupt Condition Routing Register (TX_CPPI _ICRR2)
SRIO Registers
Figure 87. TX CPPI Interrupt Condition Routing Register (TX_CPPI _ICRR2)
31
28
27
24
23
20
19
16
ICR15
ICR14
ICR13
ICR12
R/W-0x00
R/W-0x00
R/W-0x00
R/W-0x00
15
12
11
8
7
4
3
0
ICR11
ICR10
ICR9
ICR8
R/W-0x00
R/W-0x00
R/W-0x00
R/W-0x00
LEGEND: R = Read, W = Write, n = value at reset
Table 61. TX CPPI Interrupt Condition Routing Register (TX_CPPI _ICRR2) Field Descriptions
Bit
Field
Value
Description
31-0
ICR (8-15)
TX CPPI Interrupt condition routing bits
Serial RapidIO (SRIO)
132
SPRU976 – March 2006
Submit Documentation Feedback