![background image](http://html1.mh-extra.com/html/texas-instruments/tms320c645x/tms320c645x_user-manual_1095285117.webp)
www.ti.com
5.16
DOORBELLn Interrupt Status Register (DOORBELLn_ICSR)
SRIO Registers
Each of the four doorbells is supported by a register of this type.
Figure 72. DOORBELLn Interrupt Status Register (DOORBELLn_ICSR)
31-16
Reserved
R-0x00
LEGEND: R = Read only; -n = value after reset
15-0
ICS (0-15)
R-0x00
LEGEND: R = Read only; -n = value after reset
Table 46. DOORBELLn Interrupt Status Register (DOORBELLn_ICSR) Field Descriptions
Bit
Field
Value
Description
31-16
Reserved
Reserved
15-0
ICS (0-15)
Doorbell n (0 to 3) interrupt condition status bits
SPRU976 – March 2006
Serial RapidIO (SRIO)
117
Submit Documentation Feedback