![iPECS eMG800 Hardware Description & Installation Manual Download Page 51](http://html1.mh-extra.com/html/ipecs/emg800/emg800_hardware-description-and-installation-manual_2088622051.webp)
iPECS eMG800
Hardware Description and Installation Manual
Issue 1.8
43
4.3.4
T1-PRIB (Primary Rate Interface Board)
There are two kinds of PRIB according to CPU, but they have the same functions.
The T1 and Primary Rate Interface (PRI) board interfaces to North American standards based digital networks.
Standard alarms are provided by on-board LEDs (refer to chart below). The PRIB includes the T1-PRI
interface, control and synchronous clock circuitry as well as standard alarm indications using front panel LEDs
(refer to LED Indications chart below.
The board is switch-selectable (SW1) for T1 or PRI operation both operating with a 125 usec frame at
1.544Mb/s. In T1 operation, the standards EIA/TIA-464-A and TR 41458 24-channel interface supporting DID,
TIE Line, and Loop or Ground Start are implemented. The DID and TIE Line operation support Immediate,
Delayed and Wink start signaling protocols. The Telco interface must provide BZ8S line coding and Extended
Super Frame (ESF) framing.
In PRI operation, the ISDN standard NII2 (National ISDN Interface 2) 23 Bearer and one (1) Data channel
interface is supported. The PRI operation employs ANSI T1.403, T1.601, T1.605, and TR62411 standards.
Connection is made via a RJ45 from the PRIB to a CSU (Channel Service Unit).
Figure 4.3.4-1 T1 PRIB
NOTE
iPECS eMG800 does not support daisy chained clocking for digital lines. The clock priority and
synchronization is controlled by Admin. For details, refer to PGM207/
PGM131 of iPECS eMG800 Administration & Programming manual.
The default clock is assigned based on the board type, KSU, and slot as below.
Board
– PRIB > BRIB2/BRIB4 > Internal Clock
KSU
– 1’st KSU > 2’nd KSU > 3’rd KSU
Slot
– Slot 1 > Slot 2 >…> Slot 18