
Universal Serial Bus Interface – On-The-Go Module
Freescale Semiconductor
21-51
Section 21.5.2.2, “Endpoint Transfer Descriptor (dTD),”
for a description of the overlay fields.
21.5.2.1.4
Setup Buffer (Offset = 0x28–0x2C)
The set-up buffer is dedicated storage for the 8-byte data that follows a set-up PID. Refer to
Section 21.5.3.4.4, “Control Endpoint Operation
” for information on the procedure for reading the setup
buffer
NOTE
Each endpoint has a TX and an RX dQH associated with it, and only the RX
queue head receives setup data packets.
21.5.2.2
Endpoint Transfer Descriptor (dTD)
The dTD describes to the device controller the location and quantity of data sent/received for a given
transfer. The DCD software should not attempt to modify any field in an active dTD except the next dTD
pointer, which must be modified only as described in
Section 21.5.3.6, “Managing Transfers with Transfer
21.5.2.2.1
Next dTD Pointer (Offset = 0x0)
The next dTD pointer is used to point the device controller to the next dTD in the linked list.
Table 21-44. Multiple Mode Control
longword
Field
Description
1
31–0
Setup Buffer 0
Setup Buffer 0. This buffer contains bytes 3 to 0 of an incoming setup buffer packet and is written
by the device controller software reads.
2
31–0
Setup Buffer 1
Setup Buffer 1. This buffer contains bytes 7 to 4 of an incoming setup buffer packet and is written
by the device controller software reads.
31
30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
15
14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
offset
Next dTD Pointer
0
0
0
0
T
0x00
0
Total Bytes
ioc 0
0
0 MultO 0
0
Status
0x04
Buffer Pointer (Page 0)
Current Offset
0x08
Buffer Pointer (Page 1)
0
Frame Number
0x0C
Buffer Pointer (Page 2)
0
0
0
0
0
0
0
0
0
0
0
0
0x10
Buffer Pointer (Page 3)
0
0
0
0
0
0
0
0
0
0
0
0
0x14
Buffer Pointer (Page 4)
0
0
0
0
0
0
0
0
0
0
0
0
0x18
Device controller read/write; all others read-only.
Figure 21-40. Endpoint Transfer Descriptor (dTD)
MCF5329 Reference Manual, Rev 3
Summary of Contents for MCF5329
Page 106: ...ColdFire Core 3 32 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 148: ...Cache 5 22 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 154: ...Static RAM SRAM 6 6 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 184: ...Power Management 8 18 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 204: ...Reset Controller Module 10 8 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 220: ...System Control Module SCM 11 16 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 228: ...Crossbar Switch XBS 12 8 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 268: ...General Purpose I O Module 13 40 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 392: ...SDRAM Controller SDRAMC 18 30 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 436: ...Fast Ethernet Controller FEC 19 44 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 594: ...FlexCAN 23 30 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 678: ...Pulse Width Modulation PWM Module 26 22 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 684: ...Watchdog Timer Module 27 6 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 704: ...DMA Timers DTIM0 DTIM3 29 12 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 754: ...UART Modules 31 34 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 770: ...I2 C Interface 32 16 Freescale Semiconductor MCF5329 Reference Manual Rev 3...
Page 866: ...Debug Module 36 50 Freescale Semiconductor MCF5329 Reference Manual Rev 3...