Appendix A Electrical Characteristics
MC9S12XE-Family Reference Manual Rev. 1.19
Freescale Semiconductor
1239
Defining the jitter as:
The following equation is a good fit for the maximum jitter:
Figure A-6. Maximum bus clock jitter approximation
J N
( )
max 1
t
max
N
( )
N t
nom
⋅
-----------------------
–
1
t
min
N
( )
N t
nom
⋅
-----------------------
–
,
⎝
⎠
⎜
⎟
⎛
⎞
=
J N
( )
j
1
N
--------
j
2
+
=
1
5
10
20
N
J(N)
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
S12XE
products
in
208
MAPBGA
packages