DS3112
37 of 133
Register Name:
MC3
Register Description:
Master Configuration Register 3
Register Address:
06h
Bit
# 7 6 5 4 3 2 1 0
Name
FRSOFI FRCLKI FRDI FRDENI FTSOFI FTCLKI FTDI FTDENI
Default
0 0 0 0 0 0 0 0
Bit
# 15 14 13 12 11 10 9 8
Name — — — — — — — —
Default — — — — — — — —
Note: Bits that are underlined are read-only; all other bits are read-write.
Bit 0: FTDEN Invert Enable (FTDENI).
0 = do not invert the FTDEN signal (normal mode)
1 = invert the FTDEN signal (inverted mode)
Bit 1: FTD Invert Enable (FTDI).
0 = do not invert the FTD signal (normal mode)
1 = invert the FTD signal (inverted mode)
Bit 2: FTCLK Invert Enable (FTCLKI).
0 = do not invert the FTCLK signal (normal mode)
1 = invert the FTCLK signal (inverted mode)
Bit 3: FTSOF Invert Enable (FTSOFI).
0 = do not invert the FTSOF signal (normal mode)
1 = invert the FTSOF signal (inverted mode)
Bit 4: FRDEN Invert Enable (FRDENI).
0 = do not invert the FRDEN signal (normal mode)
1 = invert the FRDEN signal (inverted mode)
Bit 5: FRD Invert Enable (FRDI).
0 = do not invert the FRD signal (normal mode)
1 = invert the FRD signal (inverted mode)
Bit 6: FRCLK Invert Enable (FRCLKI).
0 = do not invert the FRCLK signal (normal mode)
1 = invert the FRCLK signal (inverted mode)
Bit 7: FRSOF Invert Enable (FRSOFI).
0 = do not invert the FRSOF signal (normal mode)
1 = invert the FRSOF signal (inverted mode)