NXP Semiconductors SAFE ASSURE Qorivva MPC5601P, Справочное руководство

Страница: 464 / 954

Chapter 20 Deserial Serial Peripheral Interface (DSPI)
MPC5602P Microcontroller Reference Manual, Rev. 4
464 Freescale Semiconductor
pin. In SPI master mode, each SPI frame to be transmitted has a command associated with it allowing for
transfer attribute control on a frame by frame basis.
Refer to Section 20.7.2.6, “DSPI PUSH TX FIFO Register (DSPIx_PUSHR) for details on the SPI
command fields.
20.8.3.2 SPI slave mode
In SPI slave mode the DSPI responds to transfers initiated by an SPI bus master. The DSPI does not initiate
transfers. Certain transfer attributes such as clock polarity, clock phase and frame size must be set for
successful communication with an SPI master. The SPI slave mode transfer attributes are set in the
DSPI
x _CTAR0.
20.8.3.3 FIFO disable operation
The FIFO disable mechanisms allow SPI transfers without using the TX FIFO or RX FIFO. The DSPI
operates as a double-buffered simplified SPI when the FIFOs are disabled. The TX and RX FIFOs are
disabled separately. The TX FIFO is disabled by writing a 1 to the DIS_TXF bit in the DSPI
x _MCR. The
RX FIFO is disabled by writing a 1 to the DIS_RXF bit in the DSPI x _MCR.
The FIFO disable mechanisms are transparent to the user and to host software; transmit data and
commands are written to the DSPI
x _PUSHR and received data is read from the DSPI x _POPR. When the
TX FIFO is disabled, the TFFF, TFUF, and TXCTR fields in DSPI x _SR behave as if there is a one-entry
FIFO but the contents of the DSPI x _TXFRs and TXNXTPTR are undefined. When the RX FIFO is
disabled, the RFDF, RFOF, and RXCTR fields in the DSPI x _SR behave as if there is a one-entry FIFO but
the contents of the DSPI x _RXFRs and POPNXTPTR are undefined.
Disable the TX and RX FIFOs only if the FIFO must be disabled as a requirement of the application's
operating mode. A FIFO must be disabled before it is accessed. Failure to disable a FIFO prior to a first
FIFO access is not supported, and can result in incorrect results.
20.8.3.4 Transmit First In First Out (TX FIFO) buffering mechanism
The TX FIFO functions as a buffer of SPI data and SPI commands for transmission. The TX FIFO holds
five entries, each consisting of a command field and a data field. SPI commands and data are added to the
TX FIFO by writing to the DSPI push TX FIFO register (DSPI
x _PUSHR). For more information on
DSPI x _PUSHR refer to Section 20.7.2.6, “DSPI PUSH TX FIFO Register (DSPIx_PUSHR).” TX FIFO
entries can only be removed from the TX FIFO by being shifted out or by flushing the TX FIFO.
The TX FIFO counter field (TXCTR) in the DSPI status register (DSPI x _SR) indicates the number of valid
entries in the TX FIFO. The TXCTR is updated every time the DSPI _PUSHR is written or SPI data is
transferred into the shift register from the TX FIFO.
Refer to Section 20.7.2.4, “DSPI Status Register (DSPIx_SR) for more information on DSPI x _SR.
The TXNXTPTR field indicates which TX FIFO entry is transmitted during the next transfer. The
TXNXTPTR contains the positive offset from DSPI
x _TXFR0 in number of 32-bit registers. For example,
TXNXTPTR equal to two means that the DSPI x _TXFR2 contains the SPI data and command for the next