8
Datasheet, Volume 2
2.18.25 IEUADDR_REG—Invalidation Event Upper Address Register ..................... 242
2.18.26 IRTA_REG—Interrupt Remapping Table Address Register ........................ 243
2.18.27 IVA_REG—Invalidate Address Register.................................................. 244
2.18.28 IOTLB_REG—IOTLB Invalidate Register................................................. 245
2.18.29 FRCDL_REG—Fault Recording Low Register ........................................... 247
2.18.30 FRCDH_REG—Fault Recording High Register.......................................... 248
2.18.31 VTPOLICY—DMA Remap Engine Policy Control Register ........................... 249
2.19 PCU MCHBAR Registers..................................................................................... 250
2.19.1
MEM_TRML_ESTIMATION_CONFIG—Memory Thermal
Estimation Configuration Register ........................................................ 251
2.19.2
MEM_TRML_THRESHOLDS_CONFIG—Memory Thermal Thresholds
Configuration Register........................................................................ 252
2.19.3
MEM_TRML_STATUS_REPORT—Memory Thermal Status Report Register ... 253
2.19.4
MEM_TRML_TEMPERATURE_REPORT—Memory Thermal
Temperature Report Register .............................................................. 254
2.19.5
MEM_TRML_INTERRUPT—Memory Thermal Interrupt Register.................. 254
2.19.6
GT_PERF_STATUS—GT Performance Status Register .............................. 255
2.19.7
RP_STATE_CAP—RP State Capability Register........................................ 255
2.19.8
SSKPD—Sticky Scratchpad Data Register .............................................. 256
2.20 PXPEPBAR....................................................................................................... 258
2.20.1
EPVC0RCTL—EP VC 0 Resource Control Register .................................... 258
2.21 Default PEG/DMI VTd Remapping Engine Registers............................................... 259
2.21.1
VER_REG—Version Register ................................................................ 260
2.21.2
CAP_REG—Capability Register ............................................................. 261
2.21.3
ECAP_REG—Extended Capability Register ............................................. 264
2.21.4
GCMD_REG—Global Command Register ................................................ 266
2.21.5
GSTS_REG—Global Status Register ...................................................... 269
2.21.6
RTADDR_REG—Root-Entry Table Address Register ................................. 270
2.21.7
CCMD_REG—Context Command Register .............................................. 271
2.21.8
FSTS_REG—Fault Status Register ........................................................ 273
2.21.9
FECTL_REG—Fault Event Control Register ............................................. 275
2.21.10 FEDATA_REG—Fault Event Data Register .............................................. 276
2.21.11 FEADDR_REG—Fault Event Address Register ......................................... 276
2.21.12 FEUADDR_REG—Fault Event Upper Address Register .............................. 276
2.21.13 AFLOG_REG—Advanced Fault Log Register............................................ 277
2.21.14 PMEN_REG—Protected Memory Enable Register ..................................... 278
2.21.15 PLMBASE_REG—Protected Low-Memory Base Register ............................ 279
2.21.16 PLMLIMIT_REG—Protected Low-Memory Limit Register ........................... 280
2.21.17 PHMBASE_REG—Protected High-Memory Base Register .......................... 281
2.21.18 PHMLIMIT_REG—Protected High-Memory Limit Register.......................... 282
2.21.19 IQH_REG—Invalidation Queue Head Register......................................... 283
2.21.20 EG—Invalidation Queue Tail Register.................................................... 283
2.21.21 IQA_REG—Invalidation Queue Address Register..................................... 284
2.21.22 ICS_REG—Invalidation Completion Status Register ................................ 284
2.21.23 IECTL_REG—Invalidation Event Control Register .................................... 285
2.21.24 IEDATA_REG—Invalidation Event Data Register ..................................... 286
2.21.25 IEADDR_REG—Invalidation Event Address Register ................................ 286
2.21.26 IEUADDR_REG—Invalidation Event Upper Address Register ..................... 287
2.21.27 IRTA_REG—Interrupt Remapping Table Address Register ........................ 287
2.21.28 IVA_REG—Invalidate Address Register.................................................. 288
2.21.29 IOTLB_REG—IOTLB Invalidate Register................................................. 289
Содержание 2ND GENERATION CORE PROCESSOR FAMILY DESKTOP - VOLUME 2 01-2011
Страница 12: ...Introduction 12 Datasheet Volume 2...
