System Initialization and Acceptance Testing (Normal Operation)
4.3 CPU ROM-Based Diagnostics
Example 4–4 Test 9E
>>>T 9E
Test
#
Address
Name
Parameters
___________________________________________________________________________
20053E00
SCB
20054E14
De_executive
30
20063A20
Memory_Init_Bitmap *** mark_Hard_SBEs ******
31
200641BC
Memory_Setup_CSRs
**********
32
20064CB0
NMC_registers
**********
33
20064E4C
NMC_powerup
**
34
2005B730
SSC_ROM
*
35
20067AEC
B_Cache_diag_mode
bypass_test_mask *********
37
2006868C
Cache_w_Memory
bypass_test_mask *********
3F
2006443C
Mem_FDM_Addr_shorts *** cont_on_err ******
40
20062608
Memory_count_pages First_board Last_bd Soft_errs_allowed *******
41
2005650C
Board_Reset
*
42
2005A3CC
Chk_for_Interrupts *****
46
2006782C
P_Cache_diag_mode
bypass_test_mask *********
47
20063F48
Memory_Refresh
start_a end incr cont_on_err time_seconds *****
48
20061878
Memory_Addr_shorts start_add end_add * cont_on_err pat2 pat3 ****
49
2006342C
Memory_FDM
*** cont_on_err ******
4A
20063138
Memory_ECC_SBEs
start_add end_add add_incr cont_on_err ******
4B
20061EDC
Memory_Byte_Errors start_add end_add add_incr cont_on_err ******
4C
20062AC8
Memory_ECC_Logic
start_add end_add add_incr cont_on_err ******
4D
200616F8
Memory_Address
start_add end_add add_incr cont_on_err ******
4E
20061CE0
Memory_Byte
start_add end_add add_incr cont_on_err ******
4F
20062814
Memory_Data
start_add end_add add_incr cont_on_err ******
51
2005A88C
FPA
*******
52
2005ABCC
SSC_Prog_timers
which_timer wait_time_us ***
53
2005AE9C
SSC_TOY_Clock
repeat_test_250ms_ea Tolerance ***
54
2005A4A2
Virtual_Mode
*********
55
2005B052
Interval_Timer
*****
56
2005FF38
SHAC_LPBCK
********
58
200607B4
SHAC_RESET
dssi_bus port_number time_secs
59
2005F080
SGEC_LPBCK_ASSIST
time_secs **
5C
2005F5E8
SHAC
shac_number *******
5F
2005E36C
SGEC
loopback_type no_ram_tests ******
60
2005DD67
SSC_Console_SLU
start_BAUD end_BAUD ******
63
2005B5D4
QDSS_any
input_csr selftest_r0 selftest_r1 ******
80
20065280
CQBIC_memory
bypass_test_mask *********
81
2005B236
Qbus_MSCP
IP_csr ******
82
2005B3FB
Qbus_DELQA
device_num_addr ****
83
200577FA
QZA_Intlpbck1
controller_number ********
84
20058EB4
QZA_Intlpbck2
controller_number *********
85
20056A34
QZA_memory
incr test_pattern controller_number *******
86
20056EF0
QZA_DMA
Controller_number main_mem_buf ********
87
2005A0F8
QZA_EXTLPBCK
controller_number ****
90
2005AB4A
CQBIC_registers
*
91
2005AAE0
CQBIC_powerup
**
99
20065048
Flush_Ena_Caches
dis_flush_virtual dis_flush_backup dis_flush_primary
9A
2005D080
INTERACTION
pass_count disable_device ****
(continued on next page)
4–10 System Initialization and Acceptance Testing (Normal Operation)