
MVP3
SYSTEM BOARD
INTRODUCTION
1-2
1.2
SYSTEM BOARD LAYOUT
The following picture displays the position of all connectors and jumpers. Please
refer to the following sections for the detail description.
ISA 3
ISA 2
ISA 1
PCI 2
PCI 1
AGP
K/
B
CP
U
PCI 3
Ba
tt
er
y
DIMM 2
DIMM 1
CO
M
A
CN
7
LP
T
CN
9
ID
E
2
CN
5
CN
6
CN
11
I
D
E
1
CO
M
B
CN
13
F
D
C
CN
8
AT
P
O
W
E
R
JP14
~J
P1
8
Jump
er
set
tin
g
fo
r C
PU
V
olta
ge
(P
lea
se
see
th
e j
um
per s
etting)
JP1
~JP
10
Jum
per
set
tin
g
fo
r CP
U
Fr
equenc
y
(P
lea
se
s
ee
the
ju
m
pe
r s
et
ting)
KEYLO
C
K
1
2
3
4
5
SP
K
Co
nn
ec
to
r
1
2
3
4
DIMM 3
CN
16
AT
X P
O
WE
R
CN
4
US
B
CN
10
IR
CN
3
P
S/
2 M
OUS
E
1
G
G
G
G
1
1
1
“G
” = G
round
P
W
S
L
H
L
R
S
JP
12
C
lear
C
M
O
S
CN
14
C
PU
F
an
C
onn.
CN
2
AT
K
/B
DI
M
M
S
O
CK
E
T
S
CN
15
WO
L
CN
12
Ch
as
sis
F
an