
MVP3
SYSTEM BOARD
HARDWARE SETUP
3-20
JP2
JP2
JP2
JP2
JP2
JP3
JP3
JP3
JP3
JP3
JP4
JP4
JP4
JP4
JP4
JP5
JP5
JP5
JP5
JP5
JP6
JP6
JP6
JP6
JP6
JP9
JP9
JP9
JP9
JP9
JP10
JP10
JP10
JP10
JP10
100MHz x 5
100MHz x 5.5
1 2
1 2
JP1
JP1
JP2
JP2
JP3
JP3
JP4
JP4
JP5
JP5
JP6
JP6
JP9
JP9
JP10
JP10
(C) For IDT CPU Clock and Ratio
Clock = 60MHz
66MHz
75MHz
83MHz
95MHz
1 2
1 2
1 2
1 2
1 2
JP1
JP1
JP1
JP1
JP1
JP2
JP2
JP2
JP2
JP2
JP3
JP3
JP3
JP3
JP3
JP9
JP9
JP9
JP9
JP9
JP10
JP10
JP10
JP10
JP10
100MHz
1 2
JP1
JP2