![background image](http://html1.mh-extra.com/html/texas-instruments/msp50c6xx/msp50c6xx_user-manual_1097068168.webp)
Individual Instruction Descriptions
4-82
4.14.5 ANDB
Bitwise AND Byte
Syntax
[label]
name
dest, src
Clock, clk
Word, w
With RPT, clk
Class
ANDB
An, imm8
1
1
N/R
2a
Execution
dest
⇐
dest AND src byte
PC
⇐
PC + 1
Flags Affected
OF, SF, ZF, CF are set accordingly
Opcode
Instructions
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
ANDB An, imm8
1
0
1
0
1
0
1
An
imm8
Description
Bitwise AND src byte and byte stored in dest register and store result in dest register.
See Also
AND, ANDS, OR, ORB, ORS, XOR, XORB, XORS
Example 4.14.5.1
ANDB A2, 0x45
AND immediate value 0x45 to A2 (byte mode). Store result in A2. Upper 8 bits of A2 will be ANDed with
zeros.
Summary of Contents for MSP50C6xx
Page 6: ...vi...
Page 14: ...xiv...
Page 24: ...1 10...
Page 296: ...Instruction Set Summay 4 210 Assembly Language Instructions...
Page 366: ...6 12...