
Specifications
1- 6
TLA7AXX Logic Analyzer Module Service Manual
Table 1- 4: Clocking (Cont.)
Characteristic
Description
Demultiplex clocking (two clock edges required)
Demultiplex channels (2:1)
TLA7AA3, TLA7AA4, TLA7AB4 modules
Any individual channel can be demultiplexed with its partner channel. If multiplexing is
enabled, all of the A and D channels are multiplexed; there is no individual selection.
Channels demultiplex as follows:
A3(7:0) to/from
D3(7:0)
A2(7:0) to/from
D2(7:0)
A1(7:0) to/from
D1(7:0)
A0(7:0) to/from
D0(7:0)
TLA7AA1, TLA7AA2, TLA7AB2 modules
Any individual channel can be demultiplexed with its partner channel. If multiplexing is
enabled, all of the A and D channels are multiplexed; there is no individual selection.
Channels demultiplex as follows:
A3(7:0) to/from
C3(7:0)
A2(7:0) to/from
C2(7:0)
A1(7:0) to/from
D1(7:0) 64+4 modules only
A0(7:0) to/from
D0(7:0) 64+4 modules only
Demultiplex channels (4:1)
TLA7AA3 TLA7AA4 TLA7AB4 modules
Unlike the 2:1 Demultiplex, the channels within a group of four cannot arbitrarily drive
the others.
TLA7AA3, TLA7AA4, TLA7AB4 modules
E3(7:0) to
E2(7:0), E1(7:0), E0(7:0) 128+8 modules only
A3(7:0) to
A2(7:0), D3(7:0), D2(7:0)
A1(7:0) to
A0(7:0), D1(7:0), D0(7:0)
C3(7:0) to
C2(7:0), C1(7:0), C0(7:0)
CK3
to
CK2, Q3, Q2 128+8 modules only
CK1
to
CK0, Q1, Q0
TLA7AA1, TLA7AA2, TLA7AB2 modules
Unlike the 2:1 Demultiplex, the channels within a group of four cannot arbitrarily drive
the others.
A1(7:0) to
A0(7:0), D1(7:0), D0(7:0) 64+4 modules only
C3(7:0) to
C2(7:0), A3(7:0), A2(7:0)
Time between Demultiplex clock edges
(
Typical
)
Same limitations as normal synchronous acquisition
Source synchronous clocking
Clocks per module
Four
Clocks with merged modules
When merged, the slave modules have two clocks available from the master module.
Including the local clocks, the total is six clocks.
Clock groups
Four for a single module and for a merged system
Size of clock group valid FIFO
Four stages; this allows four (source synchronous or other) clocks to occur before the
clock that completes the Clock Group Valid signal for that group
Source synchronous clock alignment window
Channel-to-channel skew only
Summary of Contents for TLA7AA1
Page 5: ......
Page 17: ...Service Safety Summary xii TLA7AXX Logic Analyzer Module Service Manual...
Page 23: ...Preface xviii TLA7AXX Logic Analyzer Module Service Manual...
Page 27: ...Introduction xxii TLA7AXX Logic Analyzer Module Service Manual...
Page 63: ...Operating Information 2 20 TLA7AXX Logic Analyzer Module Service Manual...
Page 157: ...Troubleshooting 6 38 TLA7AXX Logic Analyzer Module Service Manual...
Page 163: ...Electrical Parts List 8 2 TLA7AXX Logic Analyzer Module Service Manual...