ROHS MC9S08QE128, Reference Manual

Page: 193 / 345

12-bit Analog-to-Digital Converter (S08ADCV1)
MC9S08QE128 MCU Series Reference Manual, Rev. 2
Freescale Semiconductor 193
digital value of the analog signal. The result of the conversion is transferred to ADCRH and ADCRL upon
completion of the conversion algorithm.
If the bus frequency is less than the f
ADCK
frequency, precise sample time for continuous conversions
cannot be guaranteed when short sample is enabled (ADLSMP=0). If the bus frequency is less than 1/11th
of the f
ADCK
frequency, precise sample time for continuous conversions cannot be guaranteed when long
sample is enabled (ADLSMP=1).
The maximum total conversion time for different conditions is summarized in Table 10-12 .
The maximum total conversion time is determined by the clock source chosen and the divide ratio selected.
The clock source is selectable by the ADICLK bits, and the divide ratio is specified by the ADIV bits. For
example, in 10-bit mode, with the bus clock selected as the input clock source, the input clock divide-by-1
ratio selected, and a bus frequency of 8 MHz, then the conversion time for a single conversion is:
NOTE
The ADCK frequency must be between f
ADCK
minimum and f
ADCK
maximum to meet ADC specifications.
Table 10-12. Total Conversion Time vs. Control Conditions
Conversion Type ADICLK ADLSMP Max Total Conversion Time
Single or first continuous 8-bit 0x, 10 0 20 ADCK 5 bus clock cycles
Single or first continuous 10-bit or 12-bit 0x, 10 0 23 ADCK 5 bus clock cycles
Single or first continuous 8-bit 0x, 10 1 40 ADCK 5 bus clock cycles
Single or first continuous 10-bit or 12-bit 0x, 10 1 43 ADCK 5 bus clock cycles
Single or first continuous 8-bit 11 0 5
μ
s + 20 ADCK + 5 bus clock cycles
Single or first continuous 10-bit or 12-bit 11 0 5
μ
s + 23 ADCK + 5 bus clock cycles
Single or first continuous 8-bit 11 1 5
μ
s + 40 ADCK + 5 bus clock cycles
Single or first continuous 10-bit or 12-bit 11 1 5
μ
s + 43 ADCK + 5 bus clock cycles
Subsequent continuous 8-bit;
f
BUS
>
f
ADCK
xx 0 17 ADCK cycles
Subsequent continuous 10-bit or 12-bit;
f
BUS
>
f
ADCK
xx 0 20 ADCK cycles
Subsequent continuous 8-bit;
f
BUS
>
f
ADCK
/11
xx 1 37 ADCK cycles
Subsequent continuous 10-bit or 12-bit;
f
BUS
>
f
ADCK
/11
xx 1 40 ADCK cycles
23 ADCK cyc
Conversion time =
8 MHz/1
Number of bus cycles = 3.5
μ
s x 8 MHz = 28 cycles
5 bus cyc
8 MHz
+
= 3.5
μ
s